bcm_sf2_regs.h 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432
  1. /*
  2. * Broadcom Starfighter 2 switch register defines
  3. *
  4. * Copyright (C) 2014, Broadcom Corporation
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. */
  11. #ifndef __BCM_SF2_REGS_H
  12. #define __BCM_SF2_REGS_H
  13. /* Register set relative to 'REG' */
  14. enum bcm_sf2_reg_offs {
  15. REG_SWITCH_CNTRL = 0,
  16. REG_SWITCH_STATUS,
  17. REG_DIR_DATA_WRITE,
  18. REG_DIR_DATA_READ,
  19. REG_SWITCH_REVISION,
  20. REG_PHY_REVISION,
  21. REG_SPHY_CNTRL,
  22. REG_RGMII_0_CNTRL,
  23. REG_RGMII_1_CNTRL,
  24. REG_RGMII_2_CNTRL,
  25. REG_LED_0_CNTRL,
  26. REG_LED_1_CNTRL,
  27. REG_LED_2_CNTRL,
  28. REG_SWITCH_REG_MAX,
  29. };
  30. /* Relative to REG_SWITCH_CNTRL */
  31. #define MDIO_MASTER_SEL (1 << 0)
  32. /* Relative to REG_SWITCH_REVISION */
  33. #define SF2_REV_MASK 0xffff
  34. #define SWITCH_TOP_REV_SHIFT 16
  35. #define SWITCH_TOP_REV_MASK 0xffff
  36. /* Relative to REG_PHY_REVISION */
  37. #define PHY_REVISION_MASK 0xffff
  38. /* Relative to REG_SPHY_CNTRL */
  39. #define IDDQ_BIAS (1 << 0)
  40. #define EXT_PWR_DOWN (1 << 1)
  41. #define FORCE_DLL_EN (1 << 2)
  42. #define IDDQ_GLOBAL_PWR (1 << 3)
  43. #define CK25_DIS (1 << 4)
  44. #define PHY_RESET (1 << 5)
  45. #define PHY_PHYAD_SHIFT 8
  46. #define PHY_PHYAD_MASK 0x1F
  47. #define REG_RGMII_CNTRL_P(x) (REG_RGMII_0_CNTRL + (x))
  48. /* Relative to REG_RGMII_CNTRL */
  49. #define RGMII_MODE_EN (1 << 0)
  50. #define ID_MODE_DIS (1 << 1)
  51. #define PORT_MODE_SHIFT 2
  52. #define INT_EPHY (0 << PORT_MODE_SHIFT)
  53. #define INT_GPHY (1 << PORT_MODE_SHIFT)
  54. #define EXT_EPHY (2 << PORT_MODE_SHIFT)
  55. #define EXT_GPHY (3 << PORT_MODE_SHIFT)
  56. #define EXT_REVMII (4 << PORT_MODE_SHIFT)
  57. #define PORT_MODE_MASK 0x7
  58. #define RVMII_REF_SEL (1 << 5)
  59. #define RX_PAUSE_EN (1 << 6)
  60. #define TX_PAUSE_EN (1 << 7)
  61. #define TX_CLK_STOP_EN (1 << 8)
  62. #define LPI_COUNT_SHIFT 9
  63. #define LPI_COUNT_MASK 0x3F
  64. #define REG_LED_CNTRL(x) (REG_LED_0_CNTRL + (x))
  65. #define SPDLNK_SRC_SEL (1 << 24)
  66. /* Register set relative to 'INTRL2_0' and 'INTRL2_1' */
  67. #define INTRL2_CPU_STATUS 0x00
  68. #define INTRL2_CPU_SET 0x04
  69. #define INTRL2_CPU_CLEAR 0x08
  70. #define INTRL2_CPU_MASK_STATUS 0x0c
  71. #define INTRL2_CPU_MASK_SET 0x10
  72. #define INTRL2_CPU_MASK_CLEAR 0x14
  73. /* Shared INTRL2_0 and INTRL2_ interrupt sources macros */
  74. #define P_LINK_UP_IRQ(x) (1 << (0 + (x)))
  75. #define P_LINK_DOWN_IRQ(x) (1 << (1 + (x)))
  76. #define P_ENERGY_ON_IRQ(x) (1 << (2 + (x)))
  77. #define P_ENERGY_OFF_IRQ(x) (1 << (3 + (x)))
  78. #define P_GPHY_IRQ(x) (1 << (4 + (x)))
  79. #define P_NUM_IRQ 5
  80. #define P_IRQ_MASK(x) (P_LINK_UP_IRQ((x)) | \
  81. P_LINK_DOWN_IRQ((x)) | \
  82. P_ENERGY_ON_IRQ((x)) | \
  83. P_ENERGY_OFF_IRQ((x)) | \
  84. P_GPHY_IRQ((x)))
  85. /* INTRL2_0 interrupt sources */
  86. #define P0_IRQ_OFF 0
  87. #define MEM_DOUBLE_IRQ (1 << 5)
  88. #define EEE_LPI_IRQ (1 << 6)
  89. #define P5_CPU_WAKE_IRQ (1 << 7)
  90. #define P8_CPU_WAKE_IRQ (1 << 8)
  91. #define P7_CPU_WAKE_IRQ (1 << 9)
  92. #define IEEE1588_IRQ (1 << 10)
  93. #define MDIO_ERR_IRQ (1 << 11)
  94. #define MDIO_DONE_IRQ (1 << 12)
  95. #define GISB_ERR_IRQ (1 << 13)
  96. #define UBUS_ERR_IRQ (1 << 14)
  97. #define FAILOVER_ON_IRQ (1 << 15)
  98. #define FAILOVER_OFF_IRQ (1 << 16)
  99. #define TCAM_SOFT_ERR_IRQ (1 << 17)
  100. /* INTRL2_1 interrupt sources */
  101. #define P7_IRQ_OFF 0
  102. #define P_IRQ_OFF(x) ((6 - (x)) * P_NUM_IRQ)
  103. /* Register set relative to 'ACB' */
  104. #define ACB_CONTROL 0x00
  105. #define ACB_EN (1 << 0)
  106. #define ACB_ALGORITHM (1 << 1)
  107. #define ACB_FLUSH_SHIFT 2
  108. #define ACB_FLUSH_MASK 0x3
  109. #define ACB_QUEUE_0_CFG 0x08
  110. #define XOFF_THRESHOLD_MASK 0x7ff
  111. #define XON_EN (1 << 11)
  112. #define TOTAL_XOFF_THRESHOLD_SHIFT 12
  113. #define TOTAL_XOFF_THRESHOLD_MASK 0x7ff
  114. #define TOTAL_XOFF_EN (1 << 23)
  115. #define TOTAL_XON_EN (1 << 24)
  116. #define PKTLEN_SHIFT 25
  117. #define PKTLEN_MASK 0x3f
  118. #define ACB_QUEUE_CFG(x) (ACB_QUEUE_0_CFG + ((x) * 0x4))
  119. /* Register set relative to 'CORE' */
  120. #define CORE_G_PCTL_PORT0 0x00000
  121. #define CORE_G_PCTL_PORT(x) (CORE_G_PCTL_PORT0 + (x * 0x4))
  122. #define CORE_IMP_CTL 0x00020
  123. #define RX_DIS (1 << 0)
  124. #define TX_DIS (1 << 1)
  125. #define RX_BCST_EN (1 << 2)
  126. #define RX_MCST_EN (1 << 3)
  127. #define RX_UCST_EN (1 << 4)
  128. #define CORE_SWMODE 0x0002c
  129. #define SW_FWDG_MODE (1 << 0)
  130. #define SW_FWDG_EN (1 << 1)
  131. #define RTRY_LMT_DIS (1 << 2)
  132. #define CORE_STS_OVERRIDE_IMP 0x00038
  133. #define GMII_SPEED_UP_2G (1 << 6)
  134. #define MII_SW_OR (1 << 7)
  135. /* Alternate layout for e.g: 7278 */
  136. #define CORE_STS_OVERRIDE_IMP2 0x39040
  137. #define CORE_NEW_CTRL 0x00084
  138. #define IP_MC (1 << 0)
  139. #define OUTRANGEERR_DISCARD (1 << 1)
  140. #define INRANGEERR_DISCARD (1 << 2)
  141. #define CABLE_DIAG_LEN (1 << 3)
  142. #define OVERRIDE_AUTO_PD_WAR (1 << 4)
  143. #define EN_AUTO_PD_WAR (1 << 5)
  144. #define UC_FWD_EN (1 << 6)
  145. #define MC_FWD_EN (1 << 7)
  146. #define CORE_SWITCH_CTRL 0x00088
  147. #define MII_DUMB_FWDG_EN (1 << 6)
  148. #define CORE_DIS_LEARN 0x000f0
  149. #define CORE_SFT_LRN_CTRL 0x000f8
  150. #define SW_LEARN_CNTL(x) (1 << (x))
  151. #define CORE_STS_OVERRIDE_GMIIP_PORT(x) (0x160 + (x) * 4)
  152. #define CORE_STS_OVERRIDE_GMIIP2_PORT(x) (0x39000 + (x) * 8)
  153. #define LINK_STS (1 << 0)
  154. #define DUPLX_MODE (1 << 1)
  155. #define SPEED_SHIFT 2
  156. #define SPEED_MASK 0x3
  157. #define RXFLOW_CNTL (1 << 4)
  158. #define TXFLOW_CNTL (1 << 5)
  159. #define SW_OVERRIDE (1 << 6)
  160. #define CORE_WATCHDOG_CTRL 0x001e4
  161. #define SOFTWARE_RESET (1 << 7)
  162. #define EN_CHIP_RST (1 << 6)
  163. #define EN_SW_RESET (1 << 4)
  164. #define CORE_FAST_AGE_CTRL 0x00220
  165. #define EN_FAST_AGE_STATIC (1 << 0)
  166. #define EN_AGE_DYNAMIC (1 << 1)
  167. #define EN_AGE_PORT (1 << 2)
  168. #define EN_AGE_VLAN (1 << 3)
  169. #define EN_AGE_SPT (1 << 4)
  170. #define EN_AGE_MCAST (1 << 5)
  171. #define FAST_AGE_STR_DONE (1 << 7)
  172. #define CORE_FAST_AGE_PORT 0x00224
  173. #define AGE_PORT_MASK 0xf
  174. #define CORE_FAST_AGE_VID 0x00228
  175. #define AGE_VID_MASK 0x3fff
  176. #define CORE_LNKSTS 0x00400
  177. #define LNK_STS_MASK 0x1ff
  178. #define CORE_SPDSTS 0x00410
  179. #define SPDSTS_10 0
  180. #define SPDSTS_100 1
  181. #define SPDSTS_1000 2
  182. #define SPDSTS_SHIFT 2
  183. #define SPDSTS_MASK 0x3
  184. #define CORE_DUPSTS 0x00420
  185. #define CORE_DUPSTS_MASK 0x1ff
  186. #define CORE_PAUSESTS 0x00428
  187. #define PAUSESTS_TX_PAUSE_SHIFT 9
  188. #define CORE_GMNCFGCFG 0x0800
  189. #define RST_MIB_CNT (1 << 0)
  190. #define RXBPDU_EN (1 << 1)
  191. #define CORE_IMP0_PRT_ID 0x0804
  192. #define CORE_RST_MIB_CNT_EN 0x0950
  193. #define CORE_ARLA_VTBL_RWCTRL 0x1600
  194. #define ARLA_VTBL_CMD_WRITE 0
  195. #define ARLA_VTBL_CMD_READ 1
  196. #define ARLA_VTBL_CMD_CLEAR 2
  197. #define ARLA_VTBL_STDN (1 << 7)
  198. #define CORE_ARLA_VTBL_ADDR 0x1604
  199. #define VTBL_ADDR_INDEX_MASK 0xfff
  200. #define CORE_ARLA_VTBL_ENTRY 0x160c
  201. #define FWD_MAP_MASK 0x1ff
  202. #define UNTAG_MAP_MASK 0x1ff
  203. #define UNTAG_MAP_SHIFT 9
  204. #define MSTP_INDEX_MASK 0x7
  205. #define MSTP_INDEX_SHIFT 18
  206. #define FWD_MODE (1 << 21)
  207. #define CORE_MEM_PSM_VDD_CTRL 0x2380
  208. #define P_TXQ_PSM_VDD_SHIFT 2
  209. #define P_TXQ_PSM_VDD_MASK 0x3
  210. #define P_TXQ_PSM_VDD(x) (P_TXQ_PSM_VDD_MASK << \
  211. ((x) * P_TXQ_PSM_VDD_SHIFT))
  212. #define CORE_PORT_TC2_QOS_MAP_PORT(x) (0xc1c0 + ((x) * 0x10))
  213. #define PRT_TO_QID_MASK 0x3
  214. #define PRT_TO_QID_SHIFT 3
  215. #define CORE_PORT_VLAN_CTL_PORT(x) (0xc400 + ((x) * 0x8))
  216. #define PORT_VLAN_CTRL_MASK 0x1ff
  217. #define CORE_TXQ_THD_PAUSE_QN_PORT_0 0x2c80
  218. #define TXQ_PAUSE_THD_MASK 0x7ff
  219. #define CORE_TXQ_THD_PAUSE_QN_PORT(x) (CORE_TXQ_THD_PAUSE_QN_PORT_0 + \
  220. (x) * 0x8)
  221. #define CORE_DEFAULT_1Q_TAG_P(x) (0xd040 + ((x) * 8))
  222. #define CFI_SHIFT 12
  223. #define PRI_SHIFT 13
  224. #define PRI_MASK 0x7
  225. #define CORE_JOIN_ALL_VLAN_EN 0xd140
  226. #define CORE_CFP_ACC 0x28000
  227. #define OP_STR_DONE (1 << 0)
  228. #define OP_SEL_SHIFT 1
  229. #define OP_SEL_READ (1 << OP_SEL_SHIFT)
  230. #define OP_SEL_WRITE (2 << OP_SEL_SHIFT)
  231. #define OP_SEL_SEARCH (4 << OP_SEL_SHIFT)
  232. #define OP_SEL_MASK (7 << OP_SEL_SHIFT)
  233. #define CFP_RAM_CLEAR (1 << 4)
  234. #define RAM_SEL_SHIFT 10
  235. #define TCAM_SEL (1 << RAM_SEL_SHIFT)
  236. #define ACT_POL_RAM (2 << RAM_SEL_SHIFT)
  237. #define RATE_METER_RAM (4 << RAM_SEL_SHIFT)
  238. #define GREEN_STAT_RAM (8 << RAM_SEL_SHIFT)
  239. #define YELLOW_STAT_RAM (16 << RAM_SEL_SHIFT)
  240. #define RED_STAT_RAM (24 << RAM_SEL_SHIFT)
  241. #define RAM_SEL_MASK (0x1f << RAM_SEL_SHIFT)
  242. #define TCAM_RESET (1 << 15)
  243. #define XCESS_ADDR_SHIFT 16
  244. #define XCESS_ADDR_MASK 0xff
  245. #define SEARCH_STS (1 << 27)
  246. #define RD_STS_SHIFT 28
  247. #define RD_STS_TCAM (1 << RD_STS_SHIFT)
  248. #define RD_STS_ACT_POL_RAM (2 << RD_STS_SHIFT)
  249. #define RD_STS_RATE_METER_RAM (4 << RD_STS_SHIFT)
  250. #define RD_STS_STAT_RAM (8 << RD_STS_SHIFT)
  251. #define CORE_CFP_RATE_METER_GLOBAL_CTL 0x28010
  252. #define CORE_CFP_DATA_PORT_0 0x28040
  253. #define CORE_CFP_DATA_PORT(x) (CORE_CFP_DATA_PORT_0 + \
  254. (x) * 0x10)
  255. /* UDF_DATA7 */
  256. #define L3_FRAMING_SHIFT 24
  257. #define L3_FRAMING_MASK (0x3 << L3_FRAMING_SHIFT)
  258. #define IPTOS_SHIFT 16
  259. #define IPTOS_MASK 0xff
  260. #define IPPROTO_SHIFT 8
  261. #define IPPROTO_MASK (0xff << IPPROTO_SHIFT)
  262. #define IP_FRAG_SHIFT 7
  263. #define IP_FRAG (1 << IP_FRAG_SHIFT)
  264. /* UDF_DATA0 */
  265. #define SLICE_VALID 3
  266. #define SLICE_NUM_SHIFT 2
  267. #define SLICE_NUM(x) ((x) << SLICE_NUM_SHIFT)
  268. #define SLICE_NUM_MASK 0x3
  269. #define CORE_CFP_MASK_PORT_0 0x280c0
  270. #define CORE_CFP_MASK_PORT(x) (CORE_CFP_MASK_PORT_0 + \
  271. (x) * 0x10)
  272. #define CORE_ACT_POL_DATA0 0x28140
  273. #define VLAN_BYP (1 << 0)
  274. #define EAP_BYP (1 << 1)
  275. #define STP_BYP (1 << 2)
  276. #define REASON_CODE_SHIFT 3
  277. #define REASON_CODE_MASK 0x3f
  278. #define LOOP_BK_EN (1 << 9)
  279. #define NEW_TC_SHIFT 10
  280. #define NEW_TC_MASK 0x7
  281. #define CHANGE_TC (1 << 13)
  282. #define DST_MAP_IB_SHIFT 14
  283. #define DST_MAP_IB_MASK 0x1ff
  284. #define CHANGE_FWRD_MAP_IB_SHIFT 24
  285. #define CHANGE_FWRD_MAP_IB_MASK 0x3
  286. #define CHANGE_FWRD_MAP_IB_NO_DEST (0 << CHANGE_FWRD_MAP_IB_SHIFT)
  287. #define CHANGE_FWRD_MAP_IB_REM_ARL (1 << CHANGE_FWRD_MAP_IB_SHIFT)
  288. #define CHANGE_FWRD_MAP_IB_REP_ARL (2 << CHANGE_FWRD_MAP_IB_SHIFT)
  289. #define CHANGE_FWRD_MAP_IB_ADD_DST (3 << CHANGE_FWRD_MAP_IB_SHIFT)
  290. #define NEW_DSCP_IB_SHIFT 26
  291. #define NEW_DSCP_IB_MASK 0x3f
  292. #define CORE_ACT_POL_DATA1 0x28150
  293. #define CHANGE_DSCP_IB (1 << 0)
  294. #define DST_MAP_OB_SHIFT 1
  295. #define DST_MAP_OB_MASK 0x3ff
  296. #define CHANGE_FWRD_MAP_OB_SHIT 11
  297. #define CHANGE_FWRD_MAP_OB_MASK 0x3
  298. #define NEW_DSCP_OB_SHIFT 13
  299. #define NEW_DSCP_OB_MASK 0x3f
  300. #define CHANGE_DSCP_OB (1 << 19)
  301. #define CHAIN_ID_SHIFT 20
  302. #define CHAIN_ID_MASK 0xff
  303. #define CHANGE_COLOR (1 << 28)
  304. #define NEW_COLOR_SHIFT 29
  305. #define NEW_COLOR_MASK 0x3
  306. #define NEW_COLOR_GREEN (0 << NEW_COLOR_SHIFT)
  307. #define NEW_COLOR_YELLOW (1 << NEW_COLOR_SHIFT)
  308. #define NEW_COLOR_RED (2 << NEW_COLOR_SHIFT)
  309. #define RED_DEFAULT (1 << 31)
  310. #define CORE_ACT_POL_DATA2 0x28160
  311. #define MAC_LIMIT_BYPASS (1 << 0)
  312. #define CHANGE_TC_O (1 << 1)
  313. #define NEW_TC_O_SHIFT 2
  314. #define NEW_TC_O_MASK 0x7
  315. #define SPCP_RMK_DISABLE (1 << 5)
  316. #define CPCP_RMK_DISABLE (1 << 6)
  317. #define DEI_RMK_DISABLE (1 << 7)
  318. #define CORE_RATE_METER0 0x28180
  319. #define COLOR_MODE (1 << 0)
  320. #define POLICER_ACTION (1 << 1)
  321. #define COUPLING_FLAG (1 << 2)
  322. #define POLICER_MODE_SHIFT 3
  323. #define POLICER_MODE_MASK 0x3
  324. #define POLICER_MODE_RFC2698 (0 << POLICER_MODE_SHIFT)
  325. #define POLICER_MODE_RFC4115 (1 << POLICER_MODE_SHIFT)
  326. #define POLICER_MODE_MEF (2 << POLICER_MODE_SHIFT)
  327. #define POLICER_MODE_DISABLE (3 << POLICER_MODE_SHIFT)
  328. #define CORE_RATE_METER1 0x28190
  329. #define EIR_TK_BKT_MASK 0x7fffff
  330. #define CORE_RATE_METER2 0x281a0
  331. #define EIR_BKT_SIZE_MASK 0xfffff
  332. #define CORE_RATE_METER3 0x281b0
  333. #define EIR_REF_CNT_MASK 0x7ffff
  334. #define CORE_RATE_METER4 0x281c0
  335. #define CIR_TK_BKT_MASK 0x7fffff
  336. #define CORE_RATE_METER5 0x281d0
  337. #define CIR_BKT_SIZE_MASK 0xfffff
  338. #define CORE_RATE_METER6 0x281e0
  339. #define CIR_REF_CNT_MASK 0x7ffff
  340. #define CORE_CFP_CTL_REG 0x28400
  341. #define CFP_EN_MAP_MASK 0x1ff
  342. /* IPv4 slices, 3 of them */
  343. #define CORE_UDF_0_A_0_8_PORT_0 0x28440
  344. #define CFG_UDF_OFFSET_MASK 0x1f
  345. #define CFG_UDF_OFFSET_BASE_SHIFT 5
  346. #define CFG_UDF_SOF (0 << CFG_UDF_OFFSET_BASE_SHIFT)
  347. #define CFG_UDF_EOL2 (2 << CFG_UDF_OFFSET_BASE_SHIFT)
  348. #define CFG_UDF_EOL3 (3 << CFG_UDF_OFFSET_BASE_SHIFT)
  349. /* IPv6 slices */
  350. #define CORE_UDF_0_B_0_8_PORT_0 0x28500
  351. /* IPv6 chained slices */
  352. #define CORE_UDF_0_D_0_11_PORT_0 0x28680
  353. /* Number of slices for IPv4, IPv6 and non-IP */
  354. #define UDF_NUM_SLICES 4
  355. #define UDFS_PER_SLICE 9
  356. /* Spacing between different slices */
  357. #define UDF_SLICE_OFFSET 0x40
  358. #define CFP_NUM_RULES 256
  359. /* Number of egress queues per port */
  360. #define SF2_NUM_EGRESS_QUEUES 8
  361. #endif /* __BCM_SF2_REGS_H */