smsc95xx.c 56 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221
  1. /***************************************************************************
  2. *
  3. * Copyright (C) 2007-2008 SMSC
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, see <http://www.gnu.org/licenses/>.
  17. *
  18. *****************************************************************************/
  19. #include <linux/module.h>
  20. #include <linux/kmod.h>
  21. #include <linux/netdevice.h>
  22. #include <linux/etherdevice.h>
  23. #include <linux/ethtool.h>
  24. #include <linux/mii.h>
  25. #include <linux/usb.h>
  26. #include <linux/bitrev.h>
  27. #include <linux/crc16.h>
  28. #include <linux/crc32.h>
  29. #include <linux/usb/usbnet.h>
  30. #include <linux/slab.h>
  31. #include <linux/of_net.h>
  32. #include "smsc95xx.h"
  33. #define SMSC_CHIPNAME "smsc95xx"
  34. #define SMSC_DRIVER_VERSION "1.0.6"
  35. #define HS_USB_PKT_SIZE (512)
  36. #define FS_USB_PKT_SIZE (64)
  37. #define DEFAULT_HS_BURST_CAP_SIZE (16 * 1024 + 5 * HS_USB_PKT_SIZE)
  38. #define DEFAULT_FS_BURST_CAP_SIZE (6 * 1024 + 33 * FS_USB_PKT_SIZE)
  39. #define DEFAULT_BULK_IN_DELAY (0x00002000)
  40. #define MAX_SINGLE_PACKET_SIZE (2048)
  41. #define LAN95XX_EEPROM_MAGIC (0x9500)
  42. #define EEPROM_MAC_OFFSET (0x01)
  43. #define DEFAULT_TX_CSUM_ENABLE (true)
  44. #define DEFAULT_RX_CSUM_ENABLE (true)
  45. #define SMSC95XX_INTERNAL_PHY_ID (1)
  46. #define SMSC95XX_TX_OVERHEAD (8)
  47. #define SMSC95XX_TX_OVERHEAD_CSUM (12)
  48. #define SUPPORTED_WAKE (WAKE_PHY | WAKE_UCAST | WAKE_BCAST | \
  49. WAKE_MCAST | WAKE_ARP | WAKE_MAGIC)
  50. #define FEATURE_8_WAKEUP_FILTERS (0x01)
  51. #define FEATURE_PHY_NLP_CROSSOVER (0x02)
  52. #define FEATURE_REMOTE_WAKEUP (0x04)
  53. #define SUSPEND_SUSPEND0 (0x01)
  54. #define SUSPEND_SUSPEND1 (0x02)
  55. #define SUSPEND_SUSPEND2 (0x04)
  56. #define SUSPEND_SUSPEND3 (0x08)
  57. #define SUSPEND_ALLMODES (SUSPEND_SUSPEND0 | SUSPEND_SUSPEND1 | \
  58. SUSPEND_SUSPEND2 | SUSPEND_SUSPEND3)
  59. #define CARRIER_CHECK_DELAY (2 * HZ)
  60. struct smsc95xx_priv {
  61. u32 chip_id;
  62. u32 mac_cr;
  63. u32 hash_hi;
  64. u32 hash_lo;
  65. u32 wolopts;
  66. spinlock_t mac_cr_lock;
  67. u8 features;
  68. u8 suspend_flags;
  69. u8 mdix_ctrl;
  70. bool link_ok;
  71. struct delayed_work carrier_check;
  72. struct usbnet *dev;
  73. };
  74. static bool turbo_mode = true;
  75. module_param(turbo_mode, bool, 0644);
  76. MODULE_PARM_DESC(turbo_mode, "Enable multiple frames per Rx transaction");
  77. static int __must_check __smsc95xx_read_reg(struct usbnet *dev, u32 index,
  78. u32 *data, int in_pm)
  79. {
  80. u32 buf;
  81. int ret;
  82. int (*fn)(struct usbnet *, u8, u8, u16, u16, void *, u16);
  83. BUG_ON(!dev);
  84. if (!in_pm)
  85. fn = usbnet_read_cmd;
  86. else
  87. fn = usbnet_read_cmd_nopm;
  88. ret = fn(dev, USB_VENDOR_REQUEST_READ_REGISTER, USB_DIR_IN
  89. | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  90. 0, index, &buf, 4);
  91. if (unlikely(ret < 0)) {
  92. netdev_warn(dev->net, "Failed to read reg index 0x%08x: %d\n",
  93. index, ret);
  94. return ret;
  95. }
  96. le32_to_cpus(&buf);
  97. *data = buf;
  98. return ret;
  99. }
  100. static int __must_check __smsc95xx_write_reg(struct usbnet *dev, u32 index,
  101. u32 data, int in_pm)
  102. {
  103. u32 buf;
  104. int ret;
  105. int (*fn)(struct usbnet *, u8, u8, u16, u16, const void *, u16);
  106. BUG_ON(!dev);
  107. if (!in_pm)
  108. fn = usbnet_write_cmd;
  109. else
  110. fn = usbnet_write_cmd_nopm;
  111. buf = data;
  112. cpu_to_le32s(&buf);
  113. ret = fn(dev, USB_VENDOR_REQUEST_WRITE_REGISTER, USB_DIR_OUT
  114. | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  115. 0, index, &buf, 4);
  116. if (unlikely(ret < 0))
  117. netdev_warn(dev->net, "Failed to write reg index 0x%08x: %d\n",
  118. index, ret);
  119. return ret;
  120. }
  121. static int __must_check smsc95xx_read_reg_nopm(struct usbnet *dev, u32 index,
  122. u32 *data)
  123. {
  124. return __smsc95xx_read_reg(dev, index, data, 1);
  125. }
  126. static int __must_check smsc95xx_write_reg_nopm(struct usbnet *dev, u32 index,
  127. u32 data)
  128. {
  129. return __smsc95xx_write_reg(dev, index, data, 1);
  130. }
  131. static int __must_check smsc95xx_read_reg(struct usbnet *dev, u32 index,
  132. u32 *data)
  133. {
  134. return __smsc95xx_read_reg(dev, index, data, 0);
  135. }
  136. static int __must_check smsc95xx_write_reg(struct usbnet *dev, u32 index,
  137. u32 data)
  138. {
  139. return __smsc95xx_write_reg(dev, index, data, 0);
  140. }
  141. /* Loop until the read is completed with timeout
  142. * called with phy_mutex held */
  143. static int __must_check __smsc95xx_phy_wait_not_busy(struct usbnet *dev,
  144. int in_pm)
  145. {
  146. unsigned long start_time = jiffies;
  147. u32 val;
  148. int ret;
  149. do {
  150. ret = __smsc95xx_read_reg(dev, MII_ADDR, &val, in_pm);
  151. if (ret < 0) {
  152. netdev_warn(dev->net, "Error reading MII_ACCESS\n");
  153. return ret;
  154. }
  155. if (!(val & MII_BUSY_))
  156. return 0;
  157. } while (!time_after(jiffies, start_time + HZ));
  158. return -EIO;
  159. }
  160. static int __smsc95xx_mdio_read(struct net_device *netdev, int phy_id, int idx,
  161. int in_pm)
  162. {
  163. struct usbnet *dev = netdev_priv(netdev);
  164. u32 val, addr;
  165. int ret;
  166. mutex_lock(&dev->phy_mutex);
  167. /* confirm MII not busy */
  168. ret = __smsc95xx_phy_wait_not_busy(dev, in_pm);
  169. if (ret < 0) {
  170. netdev_warn(dev->net, "MII is busy in smsc95xx_mdio_read\n");
  171. goto done;
  172. }
  173. /* set the address, index & direction (read from PHY) */
  174. phy_id &= dev->mii.phy_id_mask;
  175. idx &= dev->mii.reg_num_mask;
  176. addr = (phy_id << 11) | (idx << 6) | MII_READ_ | MII_BUSY_;
  177. ret = __smsc95xx_write_reg(dev, MII_ADDR, addr, in_pm);
  178. if (ret < 0) {
  179. netdev_warn(dev->net, "Error writing MII_ADDR\n");
  180. goto done;
  181. }
  182. ret = __smsc95xx_phy_wait_not_busy(dev, in_pm);
  183. if (ret < 0) {
  184. netdev_warn(dev->net, "Timed out reading MII reg %02X\n", idx);
  185. goto done;
  186. }
  187. ret = __smsc95xx_read_reg(dev, MII_DATA, &val, in_pm);
  188. if (ret < 0) {
  189. netdev_warn(dev->net, "Error reading MII_DATA\n");
  190. goto done;
  191. }
  192. ret = (u16)(val & 0xFFFF);
  193. done:
  194. mutex_unlock(&dev->phy_mutex);
  195. return ret;
  196. }
  197. static void __smsc95xx_mdio_write(struct net_device *netdev, int phy_id,
  198. int idx, int regval, int in_pm)
  199. {
  200. struct usbnet *dev = netdev_priv(netdev);
  201. u32 val, addr;
  202. int ret;
  203. mutex_lock(&dev->phy_mutex);
  204. /* confirm MII not busy */
  205. ret = __smsc95xx_phy_wait_not_busy(dev, in_pm);
  206. if (ret < 0) {
  207. netdev_warn(dev->net, "MII is busy in smsc95xx_mdio_write\n");
  208. goto done;
  209. }
  210. val = regval;
  211. ret = __smsc95xx_write_reg(dev, MII_DATA, val, in_pm);
  212. if (ret < 0) {
  213. netdev_warn(dev->net, "Error writing MII_DATA\n");
  214. goto done;
  215. }
  216. /* set the address, index & direction (write to PHY) */
  217. phy_id &= dev->mii.phy_id_mask;
  218. idx &= dev->mii.reg_num_mask;
  219. addr = (phy_id << 11) | (idx << 6) | MII_WRITE_ | MII_BUSY_;
  220. ret = __smsc95xx_write_reg(dev, MII_ADDR, addr, in_pm);
  221. if (ret < 0) {
  222. netdev_warn(dev->net, "Error writing MII_ADDR\n");
  223. goto done;
  224. }
  225. ret = __smsc95xx_phy_wait_not_busy(dev, in_pm);
  226. if (ret < 0) {
  227. netdev_warn(dev->net, "Timed out writing MII reg %02X\n", idx);
  228. goto done;
  229. }
  230. done:
  231. mutex_unlock(&dev->phy_mutex);
  232. }
  233. static int smsc95xx_mdio_read_nopm(struct net_device *netdev, int phy_id,
  234. int idx)
  235. {
  236. return __smsc95xx_mdio_read(netdev, phy_id, idx, 1);
  237. }
  238. static void smsc95xx_mdio_write_nopm(struct net_device *netdev, int phy_id,
  239. int idx, int regval)
  240. {
  241. __smsc95xx_mdio_write(netdev, phy_id, idx, regval, 1);
  242. }
  243. static int smsc95xx_mdio_read(struct net_device *netdev, int phy_id, int idx)
  244. {
  245. return __smsc95xx_mdio_read(netdev, phy_id, idx, 0);
  246. }
  247. static void smsc95xx_mdio_write(struct net_device *netdev, int phy_id, int idx,
  248. int regval)
  249. {
  250. __smsc95xx_mdio_write(netdev, phy_id, idx, regval, 0);
  251. }
  252. static int __must_check smsc95xx_wait_eeprom(struct usbnet *dev)
  253. {
  254. unsigned long start_time = jiffies;
  255. u32 val;
  256. int ret;
  257. do {
  258. ret = smsc95xx_read_reg(dev, E2P_CMD, &val);
  259. if (ret < 0) {
  260. netdev_warn(dev->net, "Error reading E2P_CMD\n");
  261. return ret;
  262. }
  263. if (!(val & E2P_CMD_BUSY_) || (val & E2P_CMD_TIMEOUT_))
  264. break;
  265. udelay(40);
  266. } while (!time_after(jiffies, start_time + HZ));
  267. if (val & (E2P_CMD_TIMEOUT_ | E2P_CMD_BUSY_)) {
  268. netdev_warn(dev->net, "EEPROM read operation timeout\n");
  269. return -EIO;
  270. }
  271. return 0;
  272. }
  273. static int __must_check smsc95xx_eeprom_confirm_not_busy(struct usbnet *dev)
  274. {
  275. unsigned long start_time = jiffies;
  276. u32 val;
  277. int ret;
  278. do {
  279. ret = smsc95xx_read_reg(dev, E2P_CMD, &val);
  280. if (ret < 0) {
  281. netdev_warn(dev->net, "Error reading E2P_CMD\n");
  282. return ret;
  283. }
  284. if (!(val & E2P_CMD_BUSY_))
  285. return 0;
  286. udelay(40);
  287. } while (!time_after(jiffies, start_time + HZ));
  288. netdev_warn(dev->net, "EEPROM is busy\n");
  289. return -EIO;
  290. }
  291. static int smsc95xx_read_eeprom(struct usbnet *dev, u32 offset, u32 length,
  292. u8 *data)
  293. {
  294. u32 val;
  295. int i, ret;
  296. BUG_ON(!dev);
  297. BUG_ON(!data);
  298. ret = smsc95xx_eeprom_confirm_not_busy(dev);
  299. if (ret)
  300. return ret;
  301. for (i = 0; i < length; i++) {
  302. val = E2P_CMD_BUSY_ | E2P_CMD_READ_ | (offset & E2P_CMD_ADDR_);
  303. ret = smsc95xx_write_reg(dev, E2P_CMD, val);
  304. if (ret < 0) {
  305. netdev_warn(dev->net, "Error writing E2P_CMD\n");
  306. return ret;
  307. }
  308. ret = smsc95xx_wait_eeprom(dev);
  309. if (ret < 0)
  310. return ret;
  311. ret = smsc95xx_read_reg(dev, E2P_DATA, &val);
  312. if (ret < 0) {
  313. netdev_warn(dev->net, "Error reading E2P_DATA\n");
  314. return ret;
  315. }
  316. data[i] = val & 0xFF;
  317. offset++;
  318. }
  319. return 0;
  320. }
  321. static int smsc95xx_write_eeprom(struct usbnet *dev, u32 offset, u32 length,
  322. u8 *data)
  323. {
  324. u32 val;
  325. int i, ret;
  326. BUG_ON(!dev);
  327. BUG_ON(!data);
  328. ret = smsc95xx_eeprom_confirm_not_busy(dev);
  329. if (ret)
  330. return ret;
  331. /* Issue write/erase enable command */
  332. val = E2P_CMD_BUSY_ | E2P_CMD_EWEN_;
  333. ret = smsc95xx_write_reg(dev, E2P_CMD, val);
  334. if (ret < 0) {
  335. netdev_warn(dev->net, "Error writing E2P_DATA\n");
  336. return ret;
  337. }
  338. ret = smsc95xx_wait_eeprom(dev);
  339. if (ret < 0)
  340. return ret;
  341. for (i = 0; i < length; i++) {
  342. /* Fill data register */
  343. val = data[i];
  344. ret = smsc95xx_write_reg(dev, E2P_DATA, val);
  345. if (ret < 0) {
  346. netdev_warn(dev->net, "Error writing E2P_DATA\n");
  347. return ret;
  348. }
  349. /* Send "write" command */
  350. val = E2P_CMD_BUSY_ | E2P_CMD_WRITE_ | (offset & E2P_CMD_ADDR_);
  351. ret = smsc95xx_write_reg(dev, E2P_CMD, val);
  352. if (ret < 0) {
  353. netdev_warn(dev->net, "Error writing E2P_CMD\n");
  354. return ret;
  355. }
  356. ret = smsc95xx_wait_eeprom(dev);
  357. if (ret < 0)
  358. return ret;
  359. offset++;
  360. }
  361. return 0;
  362. }
  363. static int __must_check smsc95xx_write_reg_async(struct usbnet *dev, u16 index,
  364. u32 data)
  365. {
  366. const u16 size = 4;
  367. u32 buf;
  368. int ret;
  369. buf = data;
  370. cpu_to_le32s(&buf);
  371. ret = usbnet_write_cmd_async(dev, USB_VENDOR_REQUEST_WRITE_REGISTER,
  372. USB_DIR_OUT | USB_TYPE_VENDOR |
  373. USB_RECIP_DEVICE,
  374. 0, index, &buf, size);
  375. if (ret < 0)
  376. netdev_warn(dev->net, "Error write async cmd, sts=%d\n",
  377. ret);
  378. return ret;
  379. }
  380. /* returns hash bit number for given MAC address
  381. * example:
  382. * 01 00 5E 00 00 01 -> returns bit number 31 */
  383. static unsigned int smsc95xx_hash(char addr[ETH_ALEN])
  384. {
  385. return (ether_crc(ETH_ALEN, addr) >> 26) & 0x3f;
  386. }
  387. static void smsc95xx_set_multicast(struct net_device *netdev)
  388. {
  389. struct usbnet *dev = netdev_priv(netdev);
  390. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  391. unsigned long flags;
  392. int ret;
  393. pdata->hash_hi = 0;
  394. pdata->hash_lo = 0;
  395. spin_lock_irqsave(&pdata->mac_cr_lock, flags);
  396. if (dev->net->flags & IFF_PROMISC) {
  397. netif_dbg(dev, drv, dev->net, "promiscuous mode enabled\n");
  398. pdata->mac_cr |= MAC_CR_PRMS_;
  399. pdata->mac_cr &= ~(MAC_CR_MCPAS_ | MAC_CR_HPFILT_);
  400. } else if (dev->net->flags & IFF_ALLMULTI) {
  401. netif_dbg(dev, drv, dev->net, "receive all multicast enabled\n");
  402. pdata->mac_cr |= MAC_CR_MCPAS_;
  403. pdata->mac_cr &= ~(MAC_CR_PRMS_ | MAC_CR_HPFILT_);
  404. } else if (!netdev_mc_empty(dev->net)) {
  405. struct netdev_hw_addr *ha;
  406. pdata->mac_cr |= MAC_CR_HPFILT_;
  407. pdata->mac_cr &= ~(MAC_CR_PRMS_ | MAC_CR_MCPAS_);
  408. netdev_for_each_mc_addr(ha, netdev) {
  409. u32 bitnum = smsc95xx_hash(ha->addr);
  410. u32 mask = 0x01 << (bitnum & 0x1F);
  411. if (bitnum & 0x20)
  412. pdata->hash_hi |= mask;
  413. else
  414. pdata->hash_lo |= mask;
  415. }
  416. netif_dbg(dev, drv, dev->net, "HASHH=0x%08X, HASHL=0x%08X\n",
  417. pdata->hash_hi, pdata->hash_lo);
  418. } else {
  419. netif_dbg(dev, drv, dev->net, "receive own packets only\n");
  420. pdata->mac_cr &=
  421. ~(MAC_CR_PRMS_ | MAC_CR_MCPAS_ | MAC_CR_HPFILT_);
  422. }
  423. spin_unlock_irqrestore(&pdata->mac_cr_lock, flags);
  424. /* Initiate async writes, as we can't wait for completion here */
  425. ret = smsc95xx_write_reg_async(dev, HASHH, pdata->hash_hi);
  426. if (ret < 0)
  427. netdev_warn(dev->net, "failed to initiate async write to HASHH\n");
  428. ret = smsc95xx_write_reg_async(dev, HASHL, pdata->hash_lo);
  429. if (ret < 0)
  430. netdev_warn(dev->net, "failed to initiate async write to HASHL\n");
  431. ret = smsc95xx_write_reg_async(dev, MAC_CR, pdata->mac_cr);
  432. if (ret < 0)
  433. netdev_warn(dev->net, "failed to initiate async write to MAC_CR\n");
  434. }
  435. static int smsc95xx_phy_update_flowcontrol(struct usbnet *dev, u8 duplex,
  436. u16 lcladv, u16 rmtadv)
  437. {
  438. u32 flow = 0, afc_cfg;
  439. int ret = smsc95xx_read_reg(dev, AFC_CFG, &afc_cfg);
  440. if (ret < 0)
  441. return ret;
  442. if (duplex == DUPLEX_FULL) {
  443. u8 cap = mii_resolve_flowctrl_fdx(lcladv, rmtadv);
  444. if (cap & FLOW_CTRL_RX)
  445. flow = 0xFFFF0002;
  446. if (cap & FLOW_CTRL_TX) {
  447. afc_cfg |= 0xF;
  448. flow |= 0xFFFF0000;
  449. } else {
  450. afc_cfg &= ~0xF;
  451. }
  452. netif_dbg(dev, link, dev->net, "rx pause %s, tx pause %s\n",
  453. cap & FLOW_CTRL_RX ? "enabled" : "disabled",
  454. cap & FLOW_CTRL_TX ? "enabled" : "disabled");
  455. } else {
  456. netif_dbg(dev, link, dev->net, "half duplex\n");
  457. afc_cfg |= 0xF;
  458. }
  459. ret = smsc95xx_write_reg(dev, FLOW, flow);
  460. if (ret < 0)
  461. return ret;
  462. return smsc95xx_write_reg(dev, AFC_CFG, afc_cfg);
  463. }
  464. static int smsc95xx_link_reset(struct usbnet *dev)
  465. {
  466. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  467. struct mii_if_info *mii = &dev->mii;
  468. struct ethtool_cmd ecmd = { .cmd = ETHTOOL_GSET };
  469. unsigned long flags;
  470. u16 lcladv, rmtadv;
  471. int ret;
  472. /* clear interrupt status */
  473. ret = smsc95xx_mdio_read(dev->net, mii->phy_id, PHY_INT_SRC);
  474. if (ret < 0)
  475. return ret;
  476. ret = smsc95xx_write_reg(dev, INT_STS, INT_STS_CLEAR_ALL_);
  477. if (ret < 0)
  478. return ret;
  479. mii_check_media(mii, 1, 1);
  480. mii_ethtool_gset(&dev->mii, &ecmd);
  481. lcladv = smsc95xx_mdio_read(dev->net, mii->phy_id, MII_ADVERTISE);
  482. rmtadv = smsc95xx_mdio_read(dev->net, mii->phy_id, MII_LPA);
  483. netif_dbg(dev, link, dev->net,
  484. "speed: %u duplex: %d lcladv: %04x rmtadv: %04x\n",
  485. ethtool_cmd_speed(&ecmd), ecmd.duplex, lcladv, rmtadv);
  486. spin_lock_irqsave(&pdata->mac_cr_lock, flags);
  487. if (ecmd.duplex != DUPLEX_FULL) {
  488. pdata->mac_cr &= ~MAC_CR_FDPX_;
  489. pdata->mac_cr |= MAC_CR_RCVOWN_;
  490. } else {
  491. pdata->mac_cr &= ~MAC_CR_RCVOWN_;
  492. pdata->mac_cr |= MAC_CR_FDPX_;
  493. }
  494. spin_unlock_irqrestore(&pdata->mac_cr_lock, flags);
  495. ret = smsc95xx_write_reg(dev, MAC_CR, pdata->mac_cr);
  496. if (ret < 0)
  497. return ret;
  498. ret = smsc95xx_phy_update_flowcontrol(dev, ecmd.duplex, lcladv, rmtadv);
  499. if (ret < 0)
  500. netdev_warn(dev->net, "Error updating PHY flow control\n");
  501. return ret;
  502. }
  503. static void smsc95xx_status(struct usbnet *dev, struct urb *urb)
  504. {
  505. u32 intdata;
  506. if (urb->actual_length != 4) {
  507. netdev_warn(dev->net, "unexpected urb length %d\n",
  508. urb->actual_length);
  509. return;
  510. }
  511. memcpy(&intdata, urb->transfer_buffer, 4);
  512. le32_to_cpus(&intdata);
  513. netif_dbg(dev, link, dev->net, "intdata: 0x%08X\n", intdata);
  514. if (intdata & INT_ENP_PHY_INT_)
  515. usbnet_defer_kevent(dev, EVENT_LINK_RESET);
  516. else
  517. netdev_warn(dev->net, "unexpected interrupt, intdata=0x%08X\n",
  518. intdata);
  519. }
  520. static void set_carrier(struct usbnet *dev, bool link)
  521. {
  522. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  523. if (pdata->link_ok == link)
  524. return;
  525. pdata->link_ok = link;
  526. if (link)
  527. usbnet_link_change(dev, 1, 0);
  528. else
  529. usbnet_link_change(dev, 0, 0);
  530. }
  531. static void check_carrier(struct work_struct *work)
  532. {
  533. struct smsc95xx_priv *pdata = container_of(work, struct smsc95xx_priv,
  534. carrier_check.work);
  535. struct usbnet *dev = pdata->dev;
  536. int ret;
  537. if (pdata->suspend_flags != 0)
  538. return;
  539. ret = smsc95xx_mdio_read(dev->net, dev->mii.phy_id, MII_BMSR);
  540. if (ret < 0) {
  541. netdev_warn(dev->net, "Failed to read MII_BMSR\n");
  542. return;
  543. }
  544. if (ret & BMSR_LSTATUS)
  545. set_carrier(dev, 1);
  546. else
  547. set_carrier(dev, 0);
  548. schedule_delayed_work(&pdata->carrier_check, CARRIER_CHECK_DELAY);
  549. }
  550. /* Enable or disable Tx & Rx checksum offload engines */
  551. static int smsc95xx_set_features(struct net_device *netdev,
  552. netdev_features_t features)
  553. {
  554. struct usbnet *dev = netdev_priv(netdev);
  555. u32 read_buf;
  556. int ret;
  557. ret = smsc95xx_read_reg(dev, COE_CR, &read_buf);
  558. if (ret < 0)
  559. return ret;
  560. if (features & NETIF_F_IP_CSUM)
  561. read_buf |= Tx_COE_EN_;
  562. else
  563. read_buf &= ~Tx_COE_EN_;
  564. if (features & NETIF_F_RXCSUM)
  565. read_buf |= Rx_COE_EN_;
  566. else
  567. read_buf &= ~Rx_COE_EN_;
  568. ret = smsc95xx_write_reg(dev, COE_CR, read_buf);
  569. if (ret < 0)
  570. return ret;
  571. netif_dbg(dev, hw, dev->net, "COE_CR = 0x%08x\n", read_buf);
  572. return 0;
  573. }
  574. static int smsc95xx_ethtool_get_eeprom_len(struct net_device *net)
  575. {
  576. return MAX_EEPROM_SIZE;
  577. }
  578. static int smsc95xx_ethtool_get_eeprom(struct net_device *netdev,
  579. struct ethtool_eeprom *ee, u8 *data)
  580. {
  581. struct usbnet *dev = netdev_priv(netdev);
  582. ee->magic = LAN95XX_EEPROM_MAGIC;
  583. return smsc95xx_read_eeprom(dev, ee->offset, ee->len, data);
  584. }
  585. static int smsc95xx_ethtool_set_eeprom(struct net_device *netdev,
  586. struct ethtool_eeprom *ee, u8 *data)
  587. {
  588. struct usbnet *dev = netdev_priv(netdev);
  589. if (ee->magic != LAN95XX_EEPROM_MAGIC) {
  590. netdev_warn(dev->net, "EEPROM: magic value mismatch, magic = 0x%x\n",
  591. ee->magic);
  592. return -EINVAL;
  593. }
  594. return smsc95xx_write_eeprom(dev, ee->offset, ee->len, data);
  595. }
  596. static int smsc95xx_ethtool_getregslen(struct net_device *netdev)
  597. {
  598. /* all smsc95xx registers */
  599. return COE_CR - ID_REV + sizeof(u32);
  600. }
  601. static void
  602. smsc95xx_ethtool_getregs(struct net_device *netdev, struct ethtool_regs *regs,
  603. void *buf)
  604. {
  605. struct usbnet *dev = netdev_priv(netdev);
  606. unsigned int i, j;
  607. int retval;
  608. u32 *data = buf;
  609. retval = smsc95xx_read_reg(dev, ID_REV, &regs->version);
  610. if (retval < 0) {
  611. netdev_warn(netdev, "REGS: cannot read ID_REV\n");
  612. return;
  613. }
  614. for (i = ID_REV, j = 0; i <= COE_CR; i += (sizeof(u32)), j++) {
  615. retval = smsc95xx_read_reg(dev, i, &data[j]);
  616. if (retval < 0) {
  617. netdev_warn(netdev, "REGS: cannot read reg[%x]\n", i);
  618. return;
  619. }
  620. }
  621. }
  622. static void smsc95xx_ethtool_get_wol(struct net_device *net,
  623. struct ethtool_wolinfo *wolinfo)
  624. {
  625. struct usbnet *dev = netdev_priv(net);
  626. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  627. wolinfo->supported = SUPPORTED_WAKE;
  628. wolinfo->wolopts = pdata->wolopts;
  629. }
  630. static int smsc95xx_ethtool_set_wol(struct net_device *net,
  631. struct ethtool_wolinfo *wolinfo)
  632. {
  633. struct usbnet *dev = netdev_priv(net);
  634. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  635. int ret;
  636. if (wolinfo->wolopts & ~SUPPORTED_WAKE)
  637. return -EINVAL;
  638. pdata->wolopts = wolinfo->wolopts & SUPPORTED_WAKE;
  639. ret = device_set_wakeup_enable(&dev->udev->dev, pdata->wolopts);
  640. if (ret < 0)
  641. netdev_warn(dev->net, "device_set_wakeup_enable error %d\n", ret);
  642. return ret;
  643. }
  644. static int get_mdix_status(struct net_device *net)
  645. {
  646. struct usbnet *dev = netdev_priv(net);
  647. u32 val;
  648. int buf;
  649. buf = smsc95xx_mdio_read(dev->net, dev->mii.phy_id, SPECIAL_CTRL_STS);
  650. if (buf & SPECIAL_CTRL_STS_OVRRD_AMDIX_) {
  651. if (buf & SPECIAL_CTRL_STS_AMDIX_ENABLE_)
  652. return ETH_TP_MDI_AUTO;
  653. else if (buf & SPECIAL_CTRL_STS_AMDIX_STATE_)
  654. return ETH_TP_MDI_X;
  655. } else {
  656. buf = smsc95xx_read_reg(dev, STRAP_STATUS, &val);
  657. if (val & STRAP_STATUS_AMDIX_EN_)
  658. return ETH_TP_MDI_AUTO;
  659. }
  660. return ETH_TP_MDI;
  661. }
  662. static void set_mdix_status(struct net_device *net, __u8 mdix_ctrl)
  663. {
  664. struct usbnet *dev = netdev_priv(net);
  665. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  666. int buf;
  667. if ((pdata->chip_id == ID_REV_CHIP_ID_9500A_) ||
  668. (pdata->chip_id == ID_REV_CHIP_ID_9530_) ||
  669. (pdata->chip_id == ID_REV_CHIP_ID_89530_) ||
  670. (pdata->chip_id == ID_REV_CHIP_ID_9730_)) {
  671. /* Extend Manual AutoMDIX timer for 9500A/9500Ai */
  672. buf = smsc95xx_mdio_read(dev->net, dev->mii.phy_id,
  673. PHY_EDPD_CONFIG);
  674. buf |= PHY_EDPD_CONFIG_EXT_CROSSOVER_;
  675. smsc95xx_mdio_write(dev->net, dev->mii.phy_id,
  676. PHY_EDPD_CONFIG, buf);
  677. }
  678. if (mdix_ctrl == ETH_TP_MDI) {
  679. buf = smsc95xx_mdio_read(dev->net, dev->mii.phy_id,
  680. SPECIAL_CTRL_STS);
  681. buf |= SPECIAL_CTRL_STS_OVRRD_AMDIX_;
  682. buf &= ~(SPECIAL_CTRL_STS_AMDIX_ENABLE_ |
  683. SPECIAL_CTRL_STS_AMDIX_STATE_);
  684. smsc95xx_mdio_write(dev->net, dev->mii.phy_id,
  685. SPECIAL_CTRL_STS, buf);
  686. } else if (mdix_ctrl == ETH_TP_MDI_X) {
  687. buf = smsc95xx_mdio_read(dev->net, dev->mii.phy_id,
  688. SPECIAL_CTRL_STS);
  689. buf |= SPECIAL_CTRL_STS_OVRRD_AMDIX_;
  690. buf &= ~(SPECIAL_CTRL_STS_AMDIX_ENABLE_ |
  691. SPECIAL_CTRL_STS_AMDIX_STATE_);
  692. buf |= SPECIAL_CTRL_STS_AMDIX_STATE_;
  693. smsc95xx_mdio_write(dev->net, dev->mii.phy_id,
  694. SPECIAL_CTRL_STS, buf);
  695. } else if (mdix_ctrl == ETH_TP_MDI_AUTO) {
  696. buf = smsc95xx_mdio_read(dev->net, dev->mii.phy_id,
  697. SPECIAL_CTRL_STS);
  698. buf &= ~SPECIAL_CTRL_STS_OVRRD_AMDIX_;
  699. buf &= ~(SPECIAL_CTRL_STS_AMDIX_ENABLE_ |
  700. SPECIAL_CTRL_STS_AMDIX_STATE_);
  701. buf |= SPECIAL_CTRL_STS_AMDIX_ENABLE_;
  702. smsc95xx_mdio_write(dev->net, dev->mii.phy_id,
  703. SPECIAL_CTRL_STS, buf);
  704. }
  705. pdata->mdix_ctrl = mdix_ctrl;
  706. }
  707. static int smsc95xx_get_link_ksettings(struct net_device *net,
  708. struct ethtool_link_ksettings *cmd)
  709. {
  710. struct usbnet *dev = netdev_priv(net);
  711. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  712. int retval;
  713. retval = usbnet_get_link_ksettings(net, cmd);
  714. cmd->base.eth_tp_mdix = pdata->mdix_ctrl;
  715. cmd->base.eth_tp_mdix_ctrl = pdata->mdix_ctrl;
  716. return retval;
  717. }
  718. static int smsc95xx_set_link_ksettings(struct net_device *net,
  719. const struct ethtool_link_ksettings *cmd)
  720. {
  721. struct usbnet *dev = netdev_priv(net);
  722. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  723. int retval;
  724. if (pdata->mdix_ctrl != cmd->base.eth_tp_mdix_ctrl)
  725. set_mdix_status(net, cmd->base.eth_tp_mdix_ctrl);
  726. retval = usbnet_set_link_ksettings(net, cmd);
  727. return retval;
  728. }
  729. static const struct ethtool_ops smsc95xx_ethtool_ops = {
  730. .get_link = usbnet_get_link,
  731. .nway_reset = usbnet_nway_reset,
  732. .get_drvinfo = usbnet_get_drvinfo,
  733. .get_msglevel = usbnet_get_msglevel,
  734. .set_msglevel = usbnet_set_msglevel,
  735. .get_eeprom_len = smsc95xx_ethtool_get_eeprom_len,
  736. .get_eeprom = smsc95xx_ethtool_get_eeprom,
  737. .set_eeprom = smsc95xx_ethtool_set_eeprom,
  738. .get_regs_len = smsc95xx_ethtool_getregslen,
  739. .get_regs = smsc95xx_ethtool_getregs,
  740. .get_wol = smsc95xx_ethtool_get_wol,
  741. .set_wol = smsc95xx_ethtool_set_wol,
  742. .get_link_ksettings = smsc95xx_get_link_ksettings,
  743. .set_link_ksettings = smsc95xx_set_link_ksettings,
  744. .get_ts_info = ethtool_op_get_ts_info,
  745. };
  746. static int smsc95xx_ioctl(struct net_device *netdev, struct ifreq *rq, int cmd)
  747. {
  748. struct usbnet *dev = netdev_priv(netdev);
  749. if (!netif_running(netdev))
  750. return -EINVAL;
  751. return generic_mii_ioctl(&dev->mii, if_mii(rq), cmd, NULL);
  752. }
  753. static void smsc95xx_init_mac_address(struct usbnet *dev)
  754. {
  755. const u8 *mac_addr;
  756. /* maybe the boot loader passed the MAC address in devicetree */
  757. mac_addr = of_get_mac_address(dev->udev->dev.of_node);
  758. if (mac_addr) {
  759. memcpy(dev->net->dev_addr, mac_addr, ETH_ALEN);
  760. return;
  761. }
  762. /* try reading mac address from EEPROM */
  763. if (smsc95xx_read_eeprom(dev, EEPROM_MAC_OFFSET, ETH_ALEN,
  764. dev->net->dev_addr) == 0) {
  765. if (is_valid_ether_addr(dev->net->dev_addr)) {
  766. /* eeprom values are valid so use them */
  767. netif_dbg(dev, ifup, dev->net, "MAC address read from EEPROM\n");
  768. return;
  769. }
  770. }
  771. /* no useful static MAC address found. generate a random one */
  772. eth_hw_addr_random(dev->net);
  773. netif_dbg(dev, ifup, dev->net, "MAC address set to eth_random_addr\n");
  774. }
  775. static int smsc95xx_set_mac_address(struct usbnet *dev)
  776. {
  777. u32 addr_lo = dev->net->dev_addr[0] | dev->net->dev_addr[1] << 8 |
  778. dev->net->dev_addr[2] << 16 | dev->net->dev_addr[3] << 24;
  779. u32 addr_hi = dev->net->dev_addr[4] | dev->net->dev_addr[5] << 8;
  780. int ret;
  781. ret = smsc95xx_write_reg(dev, ADDRL, addr_lo);
  782. if (ret < 0)
  783. return ret;
  784. return smsc95xx_write_reg(dev, ADDRH, addr_hi);
  785. }
  786. /* starts the TX path */
  787. static int smsc95xx_start_tx_path(struct usbnet *dev)
  788. {
  789. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  790. unsigned long flags;
  791. int ret;
  792. /* Enable Tx at MAC */
  793. spin_lock_irqsave(&pdata->mac_cr_lock, flags);
  794. pdata->mac_cr |= MAC_CR_TXEN_;
  795. spin_unlock_irqrestore(&pdata->mac_cr_lock, flags);
  796. ret = smsc95xx_write_reg(dev, MAC_CR, pdata->mac_cr);
  797. if (ret < 0)
  798. return ret;
  799. /* Enable Tx at SCSRs */
  800. return smsc95xx_write_reg(dev, TX_CFG, TX_CFG_ON_);
  801. }
  802. /* Starts the Receive path */
  803. static int smsc95xx_start_rx_path(struct usbnet *dev, int in_pm)
  804. {
  805. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  806. unsigned long flags;
  807. spin_lock_irqsave(&pdata->mac_cr_lock, flags);
  808. pdata->mac_cr |= MAC_CR_RXEN_;
  809. spin_unlock_irqrestore(&pdata->mac_cr_lock, flags);
  810. return __smsc95xx_write_reg(dev, MAC_CR, pdata->mac_cr, in_pm);
  811. }
  812. static int smsc95xx_phy_initialize(struct usbnet *dev)
  813. {
  814. int bmcr, ret, timeout = 0;
  815. /* Initialize MII structure */
  816. dev->mii.dev = dev->net;
  817. dev->mii.mdio_read = smsc95xx_mdio_read;
  818. dev->mii.mdio_write = smsc95xx_mdio_write;
  819. dev->mii.phy_id_mask = 0x1f;
  820. dev->mii.reg_num_mask = 0x1f;
  821. dev->mii.phy_id = SMSC95XX_INTERNAL_PHY_ID;
  822. /* reset phy and wait for reset to complete */
  823. smsc95xx_mdio_write(dev->net, dev->mii.phy_id, MII_BMCR, BMCR_RESET);
  824. do {
  825. msleep(10);
  826. bmcr = smsc95xx_mdio_read(dev->net, dev->mii.phy_id, MII_BMCR);
  827. timeout++;
  828. } while ((bmcr & BMCR_RESET) && (timeout < 100));
  829. if (timeout >= 100) {
  830. netdev_warn(dev->net, "timeout on PHY Reset");
  831. return -EIO;
  832. }
  833. smsc95xx_mdio_write(dev->net, dev->mii.phy_id, MII_ADVERTISE,
  834. ADVERTISE_ALL | ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP |
  835. ADVERTISE_PAUSE_ASYM);
  836. /* read to clear */
  837. ret = smsc95xx_mdio_read(dev->net, dev->mii.phy_id, PHY_INT_SRC);
  838. if (ret < 0) {
  839. netdev_warn(dev->net, "Failed to read PHY_INT_SRC during init\n");
  840. return ret;
  841. }
  842. smsc95xx_mdio_write(dev->net, dev->mii.phy_id, PHY_INT_MASK,
  843. PHY_INT_MASK_DEFAULT_);
  844. mii_nway_restart(&dev->mii);
  845. netif_dbg(dev, ifup, dev->net, "phy initialised successfully\n");
  846. return 0;
  847. }
  848. static int smsc95xx_reset(struct usbnet *dev)
  849. {
  850. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  851. u32 read_buf, write_buf, burst_cap;
  852. int ret = 0, timeout;
  853. netif_dbg(dev, ifup, dev->net, "entering smsc95xx_reset\n");
  854. ret = smsc95xx_write_reg(dev, HW_CFG, HW_CFG_LRST_);
  855. if (ret < 0)
  856. return ret;
  857. timeout = 0;
  858. do {
  859. msleep(10);
  860. ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
  861. if (ret < 0)
  862. return ret;
  863. timeout++;
  864. } while ((read_buf & HW_CFG_LRST_) && (timeout < 100));
  865. if (timeout >= 100) {
  866. netdev_warn(dev->net, "timeout waiting for completion of Lite Reset\n");
  867. return ret;
  868. }
  869. ret = smsc95xx_write_reg(dev, PM_CTRL, PM_CTL_PHY_RST_);
  870. if (ret < 0)
  871. return ret;
  872. timeout = 0;
  873. do {
  874. msleep(10);
  875. ret = smsc95xx_read_reg(dev, PM_CTRL, &read_buf);
  876. if (ret < 0)
  877. return ret;
  878. timeout++;
  879. } while ((read_buf & PM_CTL_PHY_RST_) && (timeout < 100));
  880. if (timeout >= 100) {
  881. netdev_warn(dev->net, "timeout waiting for PHY Reset\n");
  882. return ret;
  883. }
  884. ret = smsc95xx_set_mac_address(dev);
  885. if (ret < 0)
  886. return ret;
  887. netif_dbg(dev, ifup, dev->net, "MAC Address: %pM\n",
  888. dev->net->dev_addr);
  889. ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
  890. if (ret < 0)
  891. return ret;
  892. netif_dbg(dev, ifup, dev->net, "Read Value from HW_CFG : 0x%08x\n",
  893. read_buf);
  894. read_buf |= HW_CFG_BIR_;
  895. ret = smsc95xx_write_reg(dev, HW_CFG, read_buf);
  896. if (ret < 0)
  897. return ret;
  898. ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
  899. if (ret < 0)
  900. return ret;
  901. netif_dbg(dev, ifup, dev->net,
  902. "Read Value from HW_CFG after writing HW_CFG_BIR_: 0x%08x\n",
  903. read_buf);
  904. if (!turbo_mode) {
  905. burst_cap = 0;
  906. dev->rx_urb_size = MAX_SINGLE_PACKET_SIZE;
  907. } else if (dev->udev->speed == USB_SPEED_HIGH) {
  908. burst_cap = DEFAULT_HS_BURST_CAP_SIZE / HS_USB_PKT_SIZE;
  909. dev->rx_urb_size = DEFAULT_HS_BURST_CAP_SIZE;
  910. } else {
  911. burst_cap = DEFAULT_FS_BURST_CAP_SIZE / FS_USB_PKT_SIZE;
  912. dev->rx_urb_size = DEFAULT_FS_BURST_CAP_SIZE;
  913. }
  914. netif_dbg(dev, ifup, dev->net, "rx_urb_size=%ld\n",
  915. (ulong)dev->rx_urb_size);
  916. ret = smsc95xx_write_reg(dev, BURST_CAP, burst_cap);
  917. if (ret < 0)
  918. return ret;
  919. ret = smsc95xx_read_reg(dev, BURST_CAP, &read_buf);
  920. if (ret < 0)
  921. return ret;
  922. netif_dbg(dev, ifup, dev->net,
  923. "Read Value from BURST_CAP after writing: 0x%08x\n",
  924. read_buf);
  925. ret = smsc95xx_write_reg(dev, BULK_IN_DLY, DEFAULT_BULK_IN_DELAY);
  926. if (ret < 0)
  927. return ret;
  928. ret = smsc95xx_read_reg(dev, BULK_IN_DLY, &read_buf);
  929. if (ret < 0)
  930. return ret;
  931. netif_dbg(dev, ifup, dev->net,
  932. "Read Value from BULK_IN_DLY after writing: 0x%08x\n",
  933. read_buf);
  934. ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
  935. if (ret < 0)
  936. return ret;
  937. netif_dbg(dev, ifup, dev->net, "Read Value from HW_CFG: 0x%08x\n",
  938. read_buf);
  939. if (turbo_mode)
  940. read_buf |= (HW_CFG_MEF_ | HW_CFG_BCE_);
  941. read_buf &= ~HW_CFG_RXDOFF_;
  942. /* set Rx data offset=2, Make IP header aligns on word boundary. */
  943. read_buf |= NET_IP_ALIGN << 9;
  944. ret = smsc95xx_write_reg(dev, HW_CFG, read_buf);
  945. if (ret < 0)
  946. return ret;
  947. ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
  948. if (ret < 0)
  949. return ret;
  950. netif_dbg(dev, ifup, dev->net,
  951. "Read Value from HW_CFG after writing: 0x%08x\n", read_buf);
  952. ret = smsc95xx_write_reg(dev, INT_STS, INT_STS_CLEAR_ALL_);
  953. if (ret < 0)
  954. return ret;
  955. ret = smsc95xx_read_reg(dev, ID_REV, &read_buf);
  956. if (ret < 0)
  957. return ret;
  958. netif_dbg(dev, ifup, dev->net, "ID_REV = 0x%08x\n", read_buf);
  959. /* Configure GPIO pins as LED outputs */
  960. write_buf = LED_GPIO_CFG_SPD_LED | LED_GPIO_CFG_LNK_LED |
  961. LED_GPIO_CFG_FDX_LED;
  962. ret = smsc95xx_write_reg(dev, LED_GPIO_CFG, write_buf);
  963. if (ret < 0)
  964. return ret;
  965. /* Init Tx */
  966. ret = smsc95xx_write_reg(dev, FLOW, 0);
  967. if (ret < 0)
  968. return ret;
  969. ret = smsc95xx_write_reg(dev, AFC_CFG, AFC_CFG_DEFAULT);
  970. if (ret < 0)
  971. return ret;
  972. /* Don't need mac_cr_lock during initialisation */
  973. ret = smsc95xx_read_reg(dev, MAC_CR, &pdata->mac_cr);
  974. if (ret < 0)
  975. return ret;
  976. /* Init Rx */
  977. /* Set Vlan */
  978. ret = smsc95xx_write_reg(dev, VLAN1, (u32)ETH_P_8021Q);
  979. if (ret < 0)
  980. return ret;
  981. /* Enable or disable checksum offload engines */
  982. ret = smsc95xx_set_features(dev->net, dev->net->features);
  983. if (ret < 0) {
  984. netdev_warn(dev->net, "Failed to set checksum offload features\n");
  985. return ret;
  986. }
  987. smsc95xx_set_multicast(dev->net);
  988. ret = smsc95xx_phy_initialize(dev);
  989. if (ret < 0) {
  990. netdev_warn(dev->net, "Failed to init PHY\n");
  991. return ret;
  992. }
  993. ret = smsc95xx_read_reg(dev, INT_EP_CTL, &read_buf);
  994. if (ret < 0)
  995. return ret;
  996. /* enable PHY interrupts */
  997. read_buf |= INT_EP_CTL_PHY_INT_;
  998. ret = smsc95xx_write_reg(dev, INT_EP_CTL, read_buf);
  999. if (ret < 0)
  1000. return ret;
  1001. ret = smsc95xx_start_tx_path(dev);
  1002. if (ret < 0) {
  1003. netdev_warn(dev->net, "Failed to start TX path\n");
  1004. return ret;
  1005. }
  1006. ret = smsc95xx_start_rx_path(dev, 0);
  1007. if (ret < 0) {
  1008. netdev_warn(dev->net, "Failed to start RX path\n");
  1009. return ret;
  1010. }
  1011. netif_dbg(dev, ifup, dev->net, "smsc95xx_reset, return 0\n");
  1012. return 0;
  1013. }
  1014. static const struct net_device_ops smsc95xx_netdev_ops = {
  1015. .ndo_open = usbnet_open,
  1016. .ndo_stop = usbnet_stop,
  1017. .ndo_start_xmit = usbnet_start_xmit,
  1018. .ndo_tx_timeout = usbnet_tx_timeout,
  1019. .ndo_change_mtu = usbnet_change_mtu,
  1020. .ndo_get_stats64 = usbnet_get_stats64,
  1021. .ndo_set_mac_address = eth_mac_addr,
  1022. .ndo_validate_addr = eth_validate_addr,
  1023. .ndo_do_ioctl = smsc95xx_ioctl,
  1024. .ndo_set_rx_mode = smsc95xx_set_multicast,
  1025. .ndo_set_features = smsc95xx_set_features,
  1026. };
  1027. static int smsc95xx_bind(struct usbnet *dev, struct usb_interface *intf)
  1028. {
  1029. struct smsc95xx_priv *pdata = NULL;
  1030. u32 val;
  1031. int ret;
  1032. printk(KERN_INFO SMSC_CHIPNAME " v" SMSC_DRIVER_VERSION "\n");
  1033. ret = usbnet_get_endpoints(dev, intf);
  1034. if (ret < 0) {
  1035. netdev_warn(dev->net, "usbnet_get_endpoints failed: %d\n", ret);
  1036. return ret;
  1037. }
  1038. dev->data[0] = (unsigned long)kzalloc(sizeof(struct smsc95xx_priv),
  1039. GFP_KERNEL);
  1040. pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1041. if (!pdata)
  1042. return -ENOMEM;
  1043. spin_lock_init(&pdata->mac_cr_lock);
  1044. /* LAN95xx devices do not alter the computed checksum of 0 to 0xffff.
  1045. * RFC 2460, ipv6 UDP calculated checksum yields a result of zero must
  1046. * be changed to 0xffff. RFC 768, ipv4 UDP computed checksum is zero,
  1047. * it is transmitted as all ones. The zero transmitted checksum means
  1048. * transmitter generated no checksum. Hence, enable csum offload only
  1049. * for ipv4 packets.
  1050. */
  1051. if (DEFAULT_TX_CSUM_ENABLE)
  1052. dev->net->features |= NETIF_F_IP_CSUM;
  1053. if (DEFAULT_RX_CSUM_ENABLE)
  1054. dev->net->features |= NETIF_F_RXCSUM;
  1055. dev->net->hw_features = NETIF_F_IP_CSUM | NETIF_F_RXCSUM;
  1056. set_bit(EVENT_NO_IP_ALIGN, &dev->flags);
  1057. smsc95xx_init_mac_address(dev);
  1058. /* Init all registers */
  1059. ret = smsc95xx_reset(dev);
  1060. if (ret)
  1061. goto free_pdata;
  1062. /* detect device revision as different features may be available */
  1063. ret = smsc95xx_read_reg(dev, ID_REV, &val);
  1064. if (ret < 0)
  1065. goto free_pdata;
  1066. val >>= 16;
  1067. pdata->chip_id = val;
  1068. pdata->mdix_ctrl = get_mdix_status(dev->net);
  1069. if ((val == ID_REV_CHIP_ID_9500A_) || (val == ID_REV_CHIP_ID_9530_) ||
  1070. (val == ID_REV_CHIP_ID_89530_) || (val == ID_REV_CHIP_ID_9730_))
  1071. pdata->features = (FEATURE_8_WAKEUP_FILTERS |
  1072. FEATURE_PHY_NLP_CROSSOVER |
  1073. FEATURE_REMOTE_WAKEUP);
  1074. else if (val == ID_REV_CHIP_ID_9512_)
  1075. pdata->features = FEATURE_8_WAKEUP_FILTERS;
  1076. dev->net->netdev_ops = &smsc95xx_netdev_ops;
  1077. dev->net->ethtool_ops = &smsc95xx_ethtool_ops;
  1078. dev->net->flags |= IFF_MULTICAST;
  1079. dev->net->hard_header_len += SMSC95XX_TX_OVERHEAD_CSUM;
  1080. dev->net->min_mtu = ETH_MIN_MTU;
  1081. dev->net->max_mtu = ETH_DATA_LEN;
  1082. dev->hard_mtu = dev->net->mtu + dev->net->hard_header_len;
  1083. pdata->dev = dev;
  1084. INIT_DELAYED_WORK(&pdata->carrier_check, check_carrier);
  1085. schedule_delayed_work(&pdata->carrier_check, CARRIER_CHECK_DELAY);
  1086. return 0;
  1087. free_pdata:
  1088. kfree(pdata);
  1089. return ret;
  1090. }
  1091. static void smsc95xx_unbind(struct usbnet *dev, struct usb_interface *intf)
  1092. {
  1093. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1094. if (pdata) {
  1095. cancel_delayed_work_sync(&pdata->carrier_check);
  1096. netif_dbg(dev, ifdown, dev->net, "free pdata\n");
  1097. kfree(pdata);
  1098. pdata = NULL;
  1099. dev->data[0] = 0;
  1100. }
  1101. }
  1102. static u32 smsc_crc(const u8 *buffer, size_t len, int filter)
  1103. {
  1104. u32 crc = bitrev16(crc16(0xFFFF, buffer, len));
  1105. return crc << ((filter % 2) * 16);
  1106. }
  1107. static int smsc95xx_enable_phy_wakeup_interrupts(struct usbnet *dev, u16 mask)
  1108. {
  1109. struct mii_if_info *mii = &dev->mii;
  1110. int ret;
  1111. netdev_dbg(dev->net, "enabling PHY wakeup interrupts\n");
  1112. /* read to clear */
  1113. ret = smsc95xx_mdio_read_nopm(dev->net, mii->phy_id, PHY_INT_SRC);
  1114. if (ret < 0)
  1115. return ret;
  1116. /* enable interrupt source */
  1117. ret = smsc95xx_mdio_read_nopm(dev->net, mii->phy_id, PHY_INT_MASK);
  1118. if (ret < 0)
  1119. return ret;
  1120. ret |= mask;
  1121. smsc95xx_mdio_write_nopm(dev->net, mii->phy_id, PHY_INT_MASK, ret);
  1122. return 0;
  1123. }
  1124. static int smsc95xx_link_ok_nopm(struct usbnet *dev)
  1125. {
  1126. struct mii_if_info *mii = &dev->mii;
  1127. int ret;
  1128. /* first, a dummy read, needed to latch some MII phys */
  1129. ret = smsc95xx_mdio_read_nopm(dev->net, mii->phy_id, MII_BMSR);
  1130. if (ret < 0)
  1131. return ret;
  1132. ret = smsc95xx_mdio_read_nopm(dev->net, mii->phy_id, MII_BMSR);
  1133. if (ret < 0)
  1134. return ret;
  1135. return !!(ret & BMSR_LSTATUS);
  1136. }
  1137. static int smsc95xx_enter_suspend0(struct usbnet *dev)
  1138. {
  1139. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1140. u32 val;
  1141. int ret;
  1142. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1143. if (ret < 0)
  1144. return ret;
  1145. val &= (~(PM_CTL_SUS_MODE_ | PM_CTL_WUPS_ | PM_CTL_PHY_RST_));
  1146. val |= PM_CTL_SUS_MODE_0;
  1147. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1148. if (ret < 0)
  1149. return ret;
  1150. /* clear wol status */
  1151. val &= ~PM_CTL_WUPS_;
  1152. val |= PM_CTL_WUPS_WOL_;
  1153. /* enable energy detection */
  1154. if (pdata->wolopts & WAKE_PHY)
  1155. val |= PM_CTL_WUPS_ED_;
  1156. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1157. if (ret < 0)
  1158. return ret;
  1159. /* read back PM_CTRL */
  1160. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1161. if (ret < 0)
  1162. return ret;
  1163. pdata->suspend_flags |= SUSPEND_SUSPEND0;
  1164. return 0;
  1165. }
  1166. static int smsc95xx_enter_suspend1(struct usbnet *dev)
  1167. {
  1168. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1169. struct mii_if_info *mii = &dev->mii;
  1170. u32 val;
  1171. int ret;
  1172. /* reconfigure link pulse detection timing for
  1173. * compatibility with non-standard link partners
  1174. */
  1175. if (pdata->features & FEATURE_PHY_NLP_CROSSOVER)
  1176. smsc95xx_mdio_write_nopm(dev->net, mii->phy_id, PHY_EDPD_CONFIG,
  1177. PHY_EDPD_CONFIG_DEFAULT);
  1178. /* enable energy detect power-down mode */
  1179. ret = smsc95xx_mdio_read_nopm(dev->net, mii->phy_id, PHY_MODE_CTRL_STS);
  1180. if (ret < 0)
  1181. return ret;
  1182. ret |= MODE_CTRL_STS_EDPWRDOWN_;
  1183. smsc95xx_mdio_write_nopm(dev->net, mii->phy_id, PHY_MODE_CTRL_STS, ret);
  1184. /* enter SUSPEND1 mode */
  1185. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1186. if (ret < 0)
  1187. return ret;
  1188. val &= ~(PM_CTL_SUS_MODE_ | PM_CTL_WUPS_ | PM_CTL_PHY_RST_);
  1189. val |= PM_CTL_SUS_MODE_1;
  1190. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1191. if (ret < 0)
  1192. return ret;
  1193. /* clear wol status, enable energy detection */
  1194. val &= ~PM_CTL_WUPS_;
  1195. val |= (PM_CTL_WUPS_ED_ | PM_CTL_ED_EN_);
  1196. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1197. if (ret < 0)
  1198. return ret;
  1199. pdata->suspend_flags |= SUSPEND_SUSPEND1;
  1200. return 0;
  1201. }
  1202. static int smsc95xx_enter_suspend2(struct usbnet *dev)
  1203. {
  1204. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1205. u32 val;
  1206. int ret;
  1207. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1208. if (ret < 0)
  1209. return ret;
  1210. val &= ~(PM_CTL_SUS_MODE_ | PM_CTL_WUPS_ | PM_CTL_PHY_RST_);
  1211. val |= PM_CTL_SUS_MODE_2;
  1212. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1213. if (ret < 0)
  1214. return ret;
  1215. pdata->suspend_flags |= SUSPEND_SUSPEND2;
  1216. return 0;
  1217. }
  1218. static int smsc95xx_enter_suspend3(struct usbnet *dev)
  1219. {
  1220. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1221. u32 val;
  1222. int ret;
  1223. ret = smsc95xx_read_reg_nopm(dev, RX_FIFO_INF, &val);
  1224. if (ret < 0)
  1225. return ret;
  1226. if (val & RX_FIFO_INF_USED_) {
  1227. netdev_info(dev->net, "rx fifo not empty in autosuspend\n");
  1228. return -EBUSY;
  1229. }
  1230. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1231. if (ret < 0)
  1232. return ret;
  1233. val &= ~(PM_CTL_SUS_MODE_ | PM_CTL_WUPS_ | PM_CTL_PHY_RST_);
  1234. val |= PM_CTL_SUS_MODE_3 | PM_CTL_RES_CLR_WKP_STS;
  1235. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1236. if (ret < 0)
  1237. return ret;
  1238. /* clear wol status */
  1239. val &= ~PM_CTL_WUPS_;
  1240. val |= PM_CTL_WUPS_WOL_;
  1241. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1242. if (ret < 0)
  1243. return ret;
  1244. pdata->suspend_flags |= SUSPEND_SUSPEND3;
  1245. return 0;
  1246. }
  1247. static int smsc95xx_autosuspend(struct usbnet *dev, u32 link_up)
  1248. {
  1249. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1250. int ret;
  1251. if (!netif_running(dev->net)) {
  1252. /* interface is ifconfig down so fully power down hw */
  1253. netdev_dbg(dev->net, "autosuspend entering SUSPEND2\n");
  1254. return smsc95xx_enter_suspend2(dev);
  1255. }
  1256. if (!link_up) {
  1257. /* link is down so enter EDPD mode, but only if device can
  1258. * reliably resume from it. This check should be redundant
  1259. * as current FEATURE_REMOTE_WAKEUP parts also support
  1260. * FEATURE_PHY_NLP_CROSSOVER but it's included for clarity */
  1261. if (!(pdata->features & FEATURE_PHY_NLP_CROSSOVER)) {
  1262. netdev_warn(dev->net, "EDPD not supported\n");
  1263. return -EBUSY;
  1264. }
  1265. netdev_dbg(dev->net, "autosuspend entering SUSPEND1\n");
  1266. /* enable PHY wakeup events for if cable is attached */
  1267. ret = smsc95xx_enable_phy_wakeup_interrupts(dev,
  1268. PHY_INT_MASK_ANEG_COMP_);
  1269. if (ret < 0) {
  1270. netdev_warn(dev->net, "error enabling PHY wakeup ints\n");
  1271. return ret;
  1272. }
  1273. netdev_info(dev->net, "entering SUSPEND1 mode\n");
  1274. return smsc95xx_enter_suspend1(dev);
  1275. }
  1276. /* enable PHY wakeup events so we remote wakeup if cable is pulled */
  1277. ret = smsc95xx_enable_phy_wakeup_interrupts(dev,
  1278. PHY_INT_MASK_LINK_DOWN_);
  1279. if (ret < 0) {
  1280. netdev_warn(dev->net, "error enabling PHY wakeup ints\n");
  1281. return ret;
  1282. }
  1283. netdev_dbg(dev->net, "autosuspend entering SUSPEND3\n");
  1284. return smsc95xx_enter_suspend3(dev);
  1285. }
  1286. static int smsc95xx_suspend(struct usb_interface *intf, pm_message_t message)
  1287. {
  1288. struct usbnet *dev = usb_get_intfdata(intf);
  1289. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1290. u32 val, link_up;
  1291. int ret;
  1292. ret = usbnet_suspend(intf, message);
  1293. if (ret < 0) {
  1294. netdev_warn(dev->net, "usbnet_suspend error\n");
  1295. return ret;
  1296. }
  1297. cancel_delayed_work_sync(&pdata->carrier_check);
  1298. if (pdata->suspend_flags) {
  1299. netdev_warn(dev->net, "error during last resume\n");
  1300. pdata->suspend_flags = 0;
  1301. }
  1302. /* determine if link is up using only _nopm functions */
  1303. link_up = smsc95xx_link_ok_nopm(dev);
  1304. if (message.event == PM_EVENT_AUTO_SUSPEND &&
  1305. (pdata->features & FEATURE_REMOTE_WAKEUP)) {
  1306. ret = smsc95xx_autosuspend(dev, link_up);
  1307. goto done;
  1308. }
  1309. /* if we get this far we're not autosuspending */
  1310. /* if no wol options set, or if link is down and we're not waking on
  1311. * PHY activity, enter lowest power SUSPEND2 mode
  1312. */
  1313. if (!(pdata->wolopts & SUPPORTED_WAKE) ||
  1314. !(link_up || (pdata->wolopts & WAKE_PHY))) {
  1315. netdev_info(dev->net, "entering SUSPEND2 mode\n");
  1316. /* disable energy detect (link up) & wake up events */
  1317. ret = smsc95xx_read_reg_nopm(dev, WUCSR, &val);
  1318. if (ret < 0)
  1319. goto done;
  1320. val &= ~(WUCSR_MPEN_ | WUCSR_WAKE_EN_);
  1321. ret = smsc95xx_write_reg_nopm(dev, WUCSR, val);
  1322. if (ret < 0)
  1323. goto done;
  1324. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1325. if (ret < 0)
  1326. goto done;
  1327. val &= ~(PM_CTL_ED_EN_ | PM_CTL_WOL_EN_);
  1328. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1329. if (ret < 0)
  1330. goto done;
  1331. ret = smsc95xx_enter_suspend2(dev);
  1332. goto done;
  1333. }
  1334. if (pdata->wolopts & WAKE_PHY) {
  1335. ret = smsc95xx_enable_phy_wakeup_interrupts(dev,
  1336. (PHY_INT_MASK_ANEG_COMP_ | PHY_INT_MASK_LINK_DOWN_));
  1337. if (ret < 0) {
  1338. netdev_warn(dev->net, "error enabling PHY wakeup ints\n");
  1339. goto done;
  1340. }
  1341. /* if link is down then configure EDPD and enter SUSPEND1,
  1342. * otherwise enter SUSPEND0 below
  1343. */
  1344. if (!link_up) {
  1345. netdev_info(dev->net, "entering SUSPEND1 mode\n");
  1346. ret = smsc95xx_enter_suspend1(dev);
  1347. goto done;
  1348. }
  1349. }
  1350. if (pdata->wolopts & (WAKE_BCAST | WAKE_MCAST | WAKE_ARP | WAKE_UCAST)) {
  1351. u32 *filter_mask = kcalloc(32, sizeof(u32), GFP_KERNEL);
  1352. u32 command[2];
  1353. u32 offset[2];
  1354. u32 crc[4];
  1355. int wuff_filter_count =
  1356. (pdata->features & FEATURE_8_WAKEUP_FILTERS) ?
  1357. LAN9500A_WUFF_NUM : LAN9500_WUFF_NUM;
  1358. int i, filter = 0;
  1359. if (!filter_mask) {
  1360. netdev_warn(dev->net, "Unable to allocate filter_mask\n");
  1361. ret = -ENOMEM;
  1362. goto done;
  1363. }
  1364. memset(command, 0, sizeof(command));
  1365. memset(offset, 0, sizeof(offset));
  1366. memset(crc, 0, sizeof(crc));
  1367. if (pdata->wolopts & WAKE_BCAST) {
  1368. const u8 bcast[] = {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF};
  1369. netdev_info(dev->net, "enabling broadcast detection\n");
  1370. filter_mask[filter * 4] = 0x003F;
  1371. filter_mask[filter * 4 + 1] = 0x00;
  1372. filter_mask[filter * 4 + 2] = 0x00;
  1373. filter_mask[filter * 4 + 3] = 0x00;
  1374. command[filter/4] |= 0x05UL << ((filter % 4) * 8);
  1375. offset[filter/4] |= 0x00 << ((filter % 4) * 8);
  1376. crc[filter/2] |= smsc_crc(bcast, 6, filter);
  1377. filter++;
  1378. }
  1379. if (pdata->wolopts & WAKE_MCAST) {
  1380. const u8 mcast[] = {0x01, 0x00, 0x5E};
  1381. netdev_info(dev->net, "enabling multicast detection\n");
  1382. filter_mask[filter * 4] = 0x0007;
  1383. filter_mask[filter * 4 + 1] = 0x00;
  1384. filter_mask[filter * 4 + 2] = 0x00;
  1385. filter_mask[filter * 4 + 3] = 0x00;
  1386. command[filter/4] |= 0x09UL << ((filter % 4) * 8);
  1387. offset[filter/4] |= 0x00 << ((filter % 4) * 8);
  1388. crc[filter/2] |= smsc_crc(mcast, 3, filter);
  1389. filter++;
  1390. }
  1391. if (pdata->wolopts & WAKE_ARP) {
  1392. const u8 arp[] = {0x08, 0x06};
  1393. netdev_info(dev->net, "enabling ARP detection\n");
  1394. filter_mask[filter * 4] = 0x0003;
  1395. filter_mask[filter * 4 + 1] = 0x00;
  1396. filter_mask[filter * 4 + 2] = 0x00;
  1397. filter_mask[filter * 4 + 3] = 0x00;
  1398. command[filter/4] |= 0x05UL << ((filter % 4) * 8);
  1399. offset[filter/4] |= 0x0C << ((filter % 4) * 8);
  1400. crc[filter/2] |= smsc_crc(arp, 2, filter);
  1401. filter++;
  1402. }
  1403. if (pdata->wolopts & WAKE_UCAST) {
  1404. netdev_info(dev->net, "enabling unicast detection\n");
  1405. filter_mask[filter * 4] = 0x003F;
  1406. filter_mask[filter * 4 + 1] = 0x00;
  1407. filter_mask[filter * 4 + 2] = 0x00;
  1408. filter_mask[filter * 4 + 3] = 0x00;
  1409. command[filter/4] |= 0x01UL << ((filter % 4) * 8);
  1410. offset[filter/4] |= 0x00 << ((filter % 4) * 8);
  1411. crc[filter/2] |= smsc_crc(dev->net->dev_addr, ETH_ALEN, filter);
  1412. filter++;
  1413. }
  1414. for (i = 0; i < (wuff_filter_count * 4); i++) {
  1415. ret = smsc95xx_write_reg_nopm(dev, WUFF, filter_mask[i]);
  1416. if (ret < 0) {
  1417. kfree(filter_mask);
  1418. goto done;
  1419. }
  1420. }
  1421. kfree(filter_mask);
  1422. for (i = 0; i < (wuff_filter_count / 4); i++) {
  1423. ret = smsc95xx_write_reg_nopm(dev, WUFF, command[i]);
  1424. if (ret < 0)
  1425. goto done;
  1426. }
  1427. for (i = 0; i < (wuff_filter_count / 4); i++) {
  1428. ret = smsc95xx_write_reg_nopm(dev, WUFF, offset[i]);
  1429. if (ret < 0)
  1430. goto done;
  1431. }
  1432. for (i = 0; i < (wuff_filter_count / 2); i++) {
  1433. ret = smsc95xx_write_reg_nopm(dev, WUFF, crc[i]);
  1434. if (ret < 0)
  1435. goto done;
  1436. }
  1437. /* clear any pending pattern match packet status */
  1438. ret = smsc95xx_read_reg_nopm(dev, WUCSR, &val);
  1439. if (ret < 0)
  1440. goto done;
  1441. val |= WUCSR_WUFR_;
  1442. ret = smsc95xx_write_reg_nopm(dev, WUCSR, val);
  1443. if (ret < 0)
  1444. goto done;
  1445. }
  1446. if (pdata->wolopts & WAKE_MAGIC) {
  1447. /* clear any pending magic packet status */
  1448. ret = smsc95xx_read_reg_nopm(dev, WUCSR, &val);
  1449. if (ret < 0)
  1450. goto done;
  1451. val |= WUCSR_MPR_;
  1452. ret = smsc95xx_write_reg_nopm(dev, WUCSR, val);
  1453. if (ret < 0)
  1454. goto done;
  1455. }
  1456. /* enable/disable wakeup sources */
  1457. ret = smsc95xx_read_reg_nopm(dev, WUCSR, &val);
  1458. if (ret < 0)
  1459. goto done;
  1460. if (pdata->wolopts & (WAKE_BCAST | WAKE_MCAST | WAKE_ARP | WAKE_UCAST)) {
  1461. netdev_info(dev->net, "enabling pattern match wakeup\n");
  1462. val |= WUCSR_WAKE_EN_;
  1463. } else {
  1464. netdev_info(dev->net, "disabling pattern match wakeup\n");
  1465. val &= ~WUCSR_WAKE_EN_;
  1466. }
  1467. if (pdata->wolopts & WAKE_MAGIC) {
  1468. netdev_info(dev->net, "enabling magic packet wakeup\n");
  1469. val |= WUCSR_MPEN_;
  1470. } else {
  1471. netdev_info(dev->net, "disabling magic packet wakeup\n");
  1472. val &= ~WUCSR_MPEN_;
  1473. }
  1474. ret = smsc95xx_write_reg_nopm(dev, WUCSR, val);
  1475. if (ret < 0)
  1476. goto done;
  1477. /* enable wol wakeup source */
  1478. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1479. if (ret < 0)
  1480. goto done;
  1481. val |= PM_CTL_WOL_EN_;
  1482. /* phy energy detect wakeup source */
  1483. if (pdata->wolopts & WAKE_PHY)
  1484. val |= PM_CTL_ED_EN_;
  1485. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1486. if (ret < 0)
  1487. goto done;
  1488. /* enable receiver to enable frame reception */
  1489. smsc95xx_start_rx_path(dev, 1);
  1490. /* some wol options are enabled, so enter SUSPEND0 */
  1491. netdev_info(dev->net, "entering SUSPEND0 mode\n");
  1492. ret = smsc95xx_enter_suspend0(dev);
  1493. done:
  1494. /*
  1495. * TODO: resume() might need to handle the suspend failure
  1496. * in system sleep
  1497. */
  1498. if (ret && PMSG_IS_AUTO(message))
  1499. usbnet_resume(intf);
  1500. if (ret)
  1501. schedule_delayed_work(&pdata->carrier_check,
  1502. CARRIER_CHECK_DELAY);
  1503. return ret;
  1504. }
  1505. static int smsc95xx_resume(struct usb_interface *intf)
  1506. {
  1507. struct usbnet *dev = usb_get_intfdata(intf);
  1508. struct smsc95xx_priv *pdata;
  1509. u8 suspend_flags;
  1510. int ret;
  1511. u32 val;
  1512. BUG_ON(!dev);
  1513. pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1514. suspend_flags = pdata->suspend_flags;
  1515. netdev_dbg(dev->net, "resume suspend_flags=0x%02x\n", suspend_flags);
  1516. /* do this first to ensure it's cleared even in error case */
  1517. pdata->suspend_flags = 0;
  1518. schedule_delayed_work(&pdata->carrier_check, CARRIER_CHECK_DELAY);
  1519. if (suspend_flags & SUSPEND_ALLMODES) {
  1520. /* clear wake-up sources */
  1521. ret = smsc95xx_read_reg_nopm(dev, WUCSR, &val);
  1522. if (ret < 0)
  1523. return ret;
  1524. val &= ~(WUCSR_WAKE_EN_ | WUCSR_MPEN_);
  1525. ret = smsc95xx_write_reg_nopm(dev, WUCSR, val);
  1526. if (ret < 0)
  1527. return ret;
  1528. /* clear wake-up status */
  1529. ret = smsc95xx_read_reg_nopm(dev, PM_CTRL, &val);
  1530. if (ret < 0)
  1531. return ret;
  1532. val &= ~PM_CTL_WOL_EN_;
  1533. val |= PM_CTL_WUPS_;
  1534. ret = smsc95xx_write_reg_nopm(dev, PM_CTRL, val);
  1535. if (ret < 0)
  1536. return ret;
  1537. }
  1538. ret = usbnet_resume(intf);
  1539. if (ret < 0)
  1540. netdev_warn(dev->net, "usbnet_resume error\n");
  1541. return ret;
  1542. }
  1543. static int smsc95xx_reset_resume(struct usb_interface *intf)
  1544. {
  1545. struct usbnet *dev = usb_get_intfdata(intf);
  1546. int ret;
  1547. ret = smsc95xx_reset(dev);
  1548. if (ret < 0)
  1549. return ret;
  1550. return smsc95xx_resume(intf);
  1551. }
  1552. static void smsc95xx_rx_csum_offload(struct sk_buff *skb)
  1553. {
  1554. skb->csum = *(u16 *)(skb_tail_pointer(skb) - 2);
  1555. skb->ip_summed = CHECKSUM_COMPLETE;
  1556. skb_trim(skb, skb->len - 2);
  1557. }
  1558. static int smsc95xx_rx_fixup(struct usbnet *dev, struct sk_buff *skb)
  1559. {
  1560. /* This check is no longer done by usbnet */
  1561. if (skb->len < dev->net->hard_header_len)
  1562. return 0;
  1563. while (skb->len > 0) {
  1564. u32 header, align_count;
  1565. struct sk_buff *ax_skb;
  1566. unsigned char *packet;
  1567. u16 size;
  1568. memcpy(&header, skb->data, sizeof(header));
  1569. le32_to_cpus(&header);
  1570. skb_pull(skb, 4 + NET_IP_ALIGN);
  1571. packet = skb->data;
  1572. /* get the packet length */
  1573. size = (u16)((header & RX_STS_FL_) >> 16);
  1574. align_count = (4 - ((size + NET_IP_ALIGN) % 4)) % 4;
  1575. if (unlikely(header & RX_STS_ES_)) {
  1576. netif_dbg(dev, rx_err, dev->net,
  1577. "Error header=0x%08x\n", header);
  1578. dev->net->stats.rx_errors++;
  1579. dev->net->stats.rx_dropped++;
  1580. if (header & RX_STS_CRC_) {
  1581. dev->net->stats.rx_crc_errors++;
  1582. } else {
  1583. if (header & (RX_STS_TL_ | RX_STS_RF_))
  1584. dev->net->stats.rx_frame_errors++;
  1585. if ((header & RX_STS_LE_) &&
  1586. (!(header & RX_STS_FT_)))
  1587. dev->net->stats.rx_length_errors++;
  1588. }
  1589. } else {
  1590. /* ETH_FRAME_LEN + 4(CRC) + 2(COE) + 4(Vlan) */
  1591. if (unlikely(size > (ETH_FRAME_LEN + 12))) {
  1592. netif_dbg(dev, rx_err, dev->net,
  1593. "size err header=0x%08x\n", header);
  1594. return 0;
  1595. }
  1596. /* last frame in this batch */
  1597. if (skb->len == size) {
  1598. if (dev->net->features & NETIF_F_RXCSUM)
  1599. smsc95xx_rx_csum_offload(skb);
  1600. skb_trim(skb, skb->len - 4); /* remove fcs */
  1601. skb->truesize = size + sizeof(struct sk_buff);
  1602. return 1;
  1603. }
  1604. ax_skb = skb_clone(skb, GFP_ATOMIC);
  1605. if (unlikely(!ax_skb)) {
  1606. netdev_warn(dev->net, "Error allocating skb\n");
  1607. return 0;
  1608. }
  1609. ax_skb->len = size;
  1610. ax_skb->data = packet;
  1611. skb_set_tail_pointer(ax_skb, size);
  1612. if (dev->net->features & NETIF_F_RXCSUM)
  1613. smsc95xx_rx_csum_offload(ax_skb);
  1614. skb_trim(ax_skb, ax_skb->len - 4); /* remove fcs */
  1615. ax_skb->truesize = size + sizeof(struct sk_buff);
  1616. usbnet_skb_return(dev, ax_skb);
  1617. }
  1618. skb_pull(skb, size);
  1619. /* padding bytes before the next frame starts */
  1620. if (skb->len)
  1621. skb_pull(skb, align_count);
  1622. }
  1623. return 1;
  1624. }
  1625. static u32 smsc95xx_calc_csum_preamble(struct sk_buff *skb)
  1626. {
  1627. u16 low_16 = (u16)skb_checksum_start_offset(skb);
  1628. u16 high_16 = low_16 + skb->csum_offset;
  1629. return (high_16 << 16) | low_16;
  1630. }
  1631. static struct sk_buff *smsc95xx_tx_fixup(struct usbnet *dev,
  1632. struct sk_buff *skb, gfp_t flags)
  1633. {
  1634. bool csum = skb->ip_summed == CHECKSUM_PARTIAL;
  1635. int overhead = csum ? SMSC95XX_TX_OVERHEAD_CSUM : SMSC95XX_TX_OVERHEAD;
  1636. u32 tx_cmd_a, tx_cmd_b;
  1637. /* We do not advertise SG, so skbs should be already linearized */
  1638. BUG_ON(skb_shinfo(skb)->nr_frags);
  1639. /* Make writable and expand header space by overhead if required */
  1640. if (skb_cow_head(skb, overhead)) {
  1641. /* Must deallocate here as returning NULL to indicate error
  1642. * means the skb won't be deallocated in the caller.
  1643. */
  1644. dev_kfree_skb_any(skb);
  1645. return NULL;
  1646. }
  1647. if (csum) {
  1648. if (skb->len <= 45) {
  1649. /* workaround - hardware tx checksum does not work
  1650. * properly with extremely small packets */
  1651. long csstart = skb_checksum_start_offset(skb);
  1652. __wsum calc = csum_partial(skb->data + csstart,
  1653. skb->len - csstart, 0);
  1654. *((__sum16 *)(skb->data + csstart
  1655. + skb->csum_offset)) = csum_fold(calc);
  1656. csum = false;
  1657. } else {
  1658. u32 csum_preamble = smsc95xx_calc_csum_preamble(skb);
  1659. skb_push(skb, 4);
  1660. cpu_to_le32s(&csum_preamble);
  1661. memcpy(skb->data, &csum_preamble, 4);
  1662. }
  1663. }
  1664. skb_push(skb, 4);
  1665. tx_cmd_b = (u32)(skb->len - 4);
  1666. if (csum)
  1667. tx_cmd_b |= TX_CMD_B_CSUM_ENABLE;
  1668. cpu_to_le32s(&tx_cmd_b);
  1669. memcpy(skb->data, &tx_cmd_b, 4);
  1670. skb_push(skb, 4);
  1671. tx_cmd_a = (u32)(skb->len - 8) | TX_CMD_A_FIRST_SEG_ |
  1672. TX_CMD_A_LAST_SEG_;
  1673. cpu_to_le32s(&tx_cmd_a);
  1674. memcpy(skb->data, &tx_cmd_a, 4);
  1675. return skb;
  1676. }
  1677. static int smsc95xx_manage_power(struct usbnet *dev, int on)
  1678. {
  1679. struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
  1680. dev->intf->needs_remote_wakeup = on;
  1681. if (pdata->features & FEATURE_REMOTE_WAKEUP)
  1682. return 0;
  1683. /* this chip revision isn't capable of remote wakeup */
  1684. netdev_info(dev->net, "hardware isn't capable of remote wakeup\n");
  1685. if (on)
  1686. usb_autopm_get_interface_no_resume(dev->intf);
  1687. else
  1688. usb_autopm_put_interface(dev->intf);
  1689. return 0;
  1690. }
  1691. static const struct driver_info smsc95xx_info = {
  1692. .description = "smsc95xx USB 2.0 Ethernet",
  1693. .bind = smsc95xx_bind,
  1694. .unbind = smsc95xx_unbind,
  1695. .link_reset = smsc95xx_link_reset,
  1696. .reset = smsc95xx_reset,
  1697. .rx_fixup = smsc95xx_rx_fixup,
  1698. .tx_fixup = smsc95xx_tx_fixup,
  1699. .status = smsc95xx_status,
  1700. .manage_power = smsc95xx_manage_power,
  1701. .flags = FLAG_ETHER | FLAG_SEND_ZLP | FLAG_LINK_INTR,
  1702. };
  1703. static const struct usb_device_id products[] = {
  1704. {
  1705. /* SMSC9500 USB Ethernet Device */
  1706. USB_DEVICE(0x0424, 0x9500),
  1707. .driver_info = (unsigned long) &smsc95xx_info,
  1708. },
  1709. {
  1710. /* SMSC9505 USB Ethernet Device */
  1711. USB_DEVICE(0x0424, 0x9505),
  1712. .driver_info = (unsigned long) &smsc95xx_info,
  1713. },
  1714. {
  1715. /* SMSC9500A USB Ethernet Device */
  1716. USB_DEVICE(0x0424, 0x9E00),
  1717. .driver_info = (unsigned long) &smsc95xx_info,
  1718. },
  1719. {
  1720. /* SMSC9505A USB Ethernet Device */
  1721. USB_DEVICE(0x0424, 0x9E01),
  1722. .driver_info = (unsigned long) &smsc95xx_info,
  1723. },
  1724. {
  1725. /* SMSC9512/9514 USB Hub & Ethernet Device */
  1726. USB_DEVICE(0x0424, 0xec00),
  1727. .driver_info = (unsigned long) &smsc95xx_info,
  1728. },
  1729. {
  1730. /* SMSC9500 USB Ethernet Device (SAL10) */
  1731. USB_DEVICE(0x0424, 0x9900),
  1732. .driver_info = (unsigned long) &smsc95xx_info,
  1733. },
  1734. {
  1735. /* SMSC9505 USB Ethernet Device (SAL10) */
  1736. USB_DEVICE(0x0424, 0x9901),
  1737. .driver_info = (unsigned long) &smsc95xx_info,
  1738. },
  1739. {
  1740. /* SMSC9500A USB Ethernet Device (SAL10) */
  1741. USB_DEVICE(0x0424, 0x9902),
  1742. .driver_info = (unsigned long) &smsc95xx_info,
  1743. },
  1744. {
  1745. /* SMSC9505A USB Ethernet Device (SAL10) */
  1746. USB_DEVICE(0x0424, 0x9903),
  1747. .driver_info = (unsigned long) &smsc95xx_info,
  1748. },
  1749. {
  1750. /* SMSC9512/9514 USB Hub & Ethernet Device (SAL10) */
  1751. USB_DEVICE(0x0424, 0x9904),
  1752. .driver_info = (unsigned long) &smsc95xx_info,
  1753. },
  1754. {
  1755. /* SMSC9500A USB Ethernet Device (HAL) */
  1756. USB_DEVICE(0x0424, 0x9905),
  1757. .driver_info = (unsigned long) &smsc95xx_info,
  1758. },
  1759. {
  1760. /* SMSC9505A USB Ethernet Device (HAL) */
  1761. USB_DEVICE(0x0424, 0x9906),
  1762. .driver_info = (unsigned long) &smsc95xx_info,
  1763. },
  1764. {
  1765. /* SMSC9500 USB Ethernet Device (Alternate ID) */
  1766. USB_DEVICE(0x0424, 0x9907),
  1767. .driver_info = (unsigned long) &smsc95xx_info,
  1768. },
  1769. {
  1770. /* SMSC9500A USB Ethernet Device (Alternate ID) */
  1771. USB_DEVICE(0x0424, 0x9908),
  1772. .driver_info = (unsigned long) &smsc95xx_info,
  1773. },
  1774. {
  1775. /* SMSC9512/9514 USB Hub & Ethernet Device (Alternate ID) */
  1776. USB_DEVICE(0x0424, 0x9909),
  1777. .driver_info = (unsigned long) &smsc95xx_info,
  1778. },
  1779. {
  1780. /* SMSC LAN9530 USB Ethernet Device */
  1781. USB_DEVICE(0x0424, 0x9530),
  1782. .driver_info = (unsigned long) &smsc95xx_info,
  1783. },
  1784. {
  1785. /* SMSC LAN9730 USB Ethernet Device */
  1786. USB_DEVICE(0x0424, 0x9730),
  1787. .driver_info = (unsigned long) &smsc95xx_info,
  1788. },
  1789. {
  1790. /* SMSC LAN89530 USB Ethernet Device */
  1791. USB_DEVICE(0x0424, 0x9E08),
  1792. .driver_info = (unsigned long) &smsc95xx_info,
  1793. },
  1794. { }, /* END */
  1795. };
  1796. MODULE_DEVICE_TABLE(usb, products);
  1797. static struct usb_driver smsc95xx_driver = {
  1798. .name = "smsc95xx",
  1799. .id_table = products,
  1800. .probe = usbnet_probe,
  1801. .suspend = smsc95xx_suspend,
  1802. .resume = smsc95xx_resume,
  1803. .reset_resume = smsc95xx_reset_resume,
  1804. .disconnect = usbnet_disconnect,
  1805. .disable_hub_initiated_lpm = 1,
  1806. .supports_autosuspend = 1,
  1807. };
  1808. module_usb_driver(smsc95xx_driver);
  1809. MODULE_AUTHOR("Nancy Lin");
  1810. MODULE_AUTHOR("Steve Glendinning <steve.glendinning@shawell.net>");
  1811. MODULE_DESCRIPTION("SMSC95XX USB 2.0 Ethernet Devices");
  1812. MODULE_LICENSE("GPL");