dhd_bus.h 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357
  1. /*
  2. * Header file describing the internal (inter-module) DHD interfaces.
  3. *
  4. * Provides type definitions and function prototypes used to link the
  5. * DHD OS, bus, and protocol modules.
  6. *
  7. * Portions of this code are copyright (c) 2020 Cypress Semiconductor Corporation
  8. *
  9. * Copyright (C) 1999-2020, Broadcom Corporation
  10. *
  11. * Unless you and Broadcom execute a separate written software license
  12. * agreement governing use of this software, this software is licensed to you
  13. * under the terms of the GNU General Public License version 2 (the "GPL"),
  14. * available at http://www.broadcom.com/licenses/GPLv2.php, with the
  15. * following added to such license:
  16. *
  17. * As a special exception, the copyright holders of this software give you
  18. * permission to link this software with independent modules, and to copy and
  19. * distribute the resulting executable under terms of your choice, provided that
  20. * you also meet, for each linked independent module, the terms and conditions of
  21. * the license of that module. An independent module is a module which is not
  22. * derived from this software. The special exception does not apply to any
  23. * modifications of the software.
  24. *
  25. * Notwithstanding the above, under no circumstances may you combine this
  26. * software in any way with any other Broadcom software provided under a license
  27. * other than the GPL, without Broadcom's express prior written consent.
  28. *
  29. *
  30. * <<Broadcom-WL-IPTag/Open:>>
  31. *
  32. * $Id: dhd_bus.h 701741 2017-05-26 08:18:08Z $
  33. */
  34. #ifndef _dhd_bus_h_
  35. #define _dhd_bus_h_
  36. /*
  37. * Exported from dhd bus module (dhd_usb, dhd_sdio)
  38. */
  39. /* global variable for the bus */
  40. extern struct dhd_bus *g_dhd_bus;
  41. /* Indicate (dis)interest in finding dongles. */
  42. extern int dhd_bus_register(void);
  43. extern void dhd_bus_unregister(void);
  44. /* Download firmware image and nvram image */
  45. extern int dhd_bus_download_firmware(struct dhd_bus *bus, osl_t *osh, char *fw_path, char *nv_path);
  46. #if defined(BT_OVER_SDIO)
  47. extern int dhd_bus_download_btfw(struct dhd_bus *bus, osl_t *osh, char *btfw_path);
  48. #endif /* defined (BT_OVER_SDIO) */
  49. /* Stop bus module: clear pending frames, disable data flow */
  50. extern void dhd_bus_stop(struct dhd_bus *bus, bool enforce_mutex);
  51. /* Initialize bus module: prepare for communication w/dongle */
  52. extern int dhd_bus_init(dhd_pub_t *dhdp, bool enforce_mutex);
  53. /* Get the Bus Idle Time */
  54. extern void dhd_bus_getidletime(dhd_pub_t *dhdp, int *idletime);
  55. /* Set the Bus Idle Time */
  56. extern void dhd_bus_setidletime(dhd_pub_t *dhdp, int idle_time);
  57. /* Send a data frame to the dongle. Callee disposes of txp. */
  58. #ifdef BCMPCIE
  59. extern int dhd_bus_txdata(struct dhd_bus *bus, void *txp, uint8 ifidx);
  60. #else
  61. extern int dhd_bus_txdata(struct dhd_bus *bus, void *txp);
  62. #endif // endif
  63. #ifdef BCMPCIE
  64. extern void dhdpcie_cto_recovery_handler(dhd_pub_t *dhd);
  65. #endif /* BCMPCIE */
  66. /* Send/receive a control message to/from the dongle.
  67. * Expects caller to enforce a single outstanding transaction.
  68. */
  69. extern int dhd_bus_txctl(struct dhd_bus *bus, uchar *msg, uint msglen);
  70. extern int dhd_bus_rxctl(struct dhd_bus *bus, uchar *msg, uint msglen);
  71. /* Watchdog timer function */
  72. extern bool dhd_bus_watchdog(dhd_pub_t *dhd);
  73. extern int dhd_bus_oob_intr_register(dhd_pub_t *dhdp);
  74. extern void dhd_bus_oob_intr_unregister(dhd_pub_t *dhdp);
  75. extern void dhd_bus_oob_intr_set(dhd_pub_t *dhdp, bool enable);
  76. extern void dhd_bus_dev_pm_stay_awake(dhd_pub_t *dhdpub);
  77. extern void dhd_bus_dev_pm_relax(dhd_pub_t *dhdpub);
  78. extern bool dhd_bus_dev_pm_enabled(dhd_pub_t *dhdpub);
  79. /* Device console input function */
  80. extern int dhd_bus_console_in(dhd_pub_t *dhd, uchar *msg, uint msglen);
  81. /* Deferred processing for the bus, return TRUE requests reschedule */
  82. extern bool dhd_bus_dpc(struct dhd_bus *bus);
  83. extern void dhd_bus_isr(bool * InterruptRecognized, bool * QueueMiniportHandleInterrupt, void *arg);
  84. /* Check for and handle local prot-specific iovar commands */
  85. extern int dhd_bus_iovar_op(dhd_pub_t *dhdp, const char *name,
  86. void *params, int plen, void *arg, int len, bool set);
  87. /* Add bus dump output to a buffer */
  88. extern void dhd_bus_dump(dhd_pub_t *dhdp, struct bcmstrbuf *strbuf);
  89. /* Clear any bus counters */
  90. extern void dhd_bus_clearcounts(dhd_pub_t *dhdp);
  91. /* return the dongle chipid */
  92. extern uint dhd_bus_chip(struct dhd_bus *bus);
  93. /* return the dongle chiprev */
  94. extern uint dhd_bus_chiprev(struct dhd_bus *bus);
  95. /* Set user-specified nvram parameters. */
  96. extern void dhd_bus_set_nvram_params(struct dhd_bus * bus, const char *nvram_params);
  97. extern void *dhd_bus_pub(struct dhd_bus *bus);
  98. extern void *dhd_bus_txq(struct dhd_bus *bus);
  99. extern void *dhd_bus_sih(struct dhd_bus *bus);
  100. extern uint dhd_bus_hdrlen(struct dhd_bus *bus);
  101. #ifdef BCMSDIO
  102. extern void dhd_bus_set_dotxinrx(struct dhd_bus *bus, bool val);
  103. /* return sdio io status */
  104. extern uint8 dhd_bus_is_ioready(struct dhd_bus *bus);
  105. #else
  106. #define dhd_bus_set_dotxinrx(a, b) do {} while (0)
  107. #endif // endif
  108. #define DHD_SET_BUS_STATE_DOWN(_bus) do { \
  109. (_bus)->dhd->busstate = DHD_BUS_DOWN; \
  110. } while (0)
  111. /* Register a dummy SDIO client driver in order to be notified of new SDIO device */
  112. extern int dhd_bus_reg_sdio_notify(void* semaphore);
  113. extern void dhd_bus_unreg_sdio_notify(void);
  114. extern void dhd_txglom_enable(dhd_pub_t *dhdp, bool enable);
  115. extern int dhd_bus_get_ids(struct dhd_bus *bus, uint32 *bus_type, uint32 *bus_num,
  116. uint32 *slot_num);
  117. #if defined(DHD_FW_COREDUMP) && (defined(BCMPCIE) || defined(BCMSDIO))
  118. extern int dhd_bus_mem_dump(dhd_pub_t *dhd);
  119. extern int dhd_bus_get_mem_dump(dhd_pub_t *dhdp);
  120. #else
  121. #define dhd_bus_mem_dump(x)
  122. #define dhd_bus_get_mem_dump(x)
  123. #endif /* DHD_FW_COREDUMP && (BCMPCIE || BCMSDIO) */
  124. #ifdef BCMPCIE
  125. enum {
  126. /* Scratch buffer confiuguration update */
  127. D2H_DMA_SCRATCH_BUF,
  128. D2H_DMA_SCRATCH_BUF_LEN,
  129. /* DMA Indices array buffers for: H2D WR and RD, and D2H WR and RD */
  130. H2D_DMA_INDX_WR_BUF, /* update H2D WR dma indices buf base addr to dongle */
  131. H2D_DMA_INDX_RD_BUF, /* update H2D RD dma indices buf base addr to dongle */
  132. D2H_DMA_INDX_WR_BUF, /* update D2H WR dma indices buf base addr to dongle */
  133. D2H_DMA_INDX_RD_BUF, /* update D2H RD dma indices buf base addr to dongle */
  134. /* DHD sets/gets WR or RD index, in host's H2D and D2H DMA indices buffer */
  135. H2D_DMA_INDX_WR_UPD, /* update H2D WR index in H2D WR dma indices buf */
  136. H2D_DMA_INDX_RD_UPD, /* update H2D RD index in H2D RD dma indices buf */
  137. D2H_DMA_INDX_WR_UPD, /* update D2H WR index in D2H WR dma indices buf */
  138. D2H_DMA_INDX_RD_UPD, /* update D2H RD index in D2H RD dma indices buf */
  139. /* DHD Indices array buffers and update for: H2D flow ring WR */
  140. H2D_IFRM_INDX_WR_BUF, /* update H2D WR dma indices buf base addr to dongle */
  141. H2D_IFRM_INDX_WR_UPD, /* update H2D WR dma indices buf base addr to dongle */
  142. /* H2D and D2H Mailbox data update */
  143. H2D_MB_DATA,
  144. D2H_MB_DATA,
  145. /* (Common) MsgBuf Ring configuration update */
  146. RING_BUF_ADDR, /* update ring base address to dongle */
  147. RING_ITEM_LEN, /* update ring item size to dongle */
  148. RING_MAX_ITEMS, /* update ring max items to dongle */
  149. /* Update of WR or RD index, for a MsgBuf Ring */
  150. RING_RD_UPD, /* update ring read index from/to dongle */
  151. RING_WR_UPD, /* update ring write index from/to dongle */
  152. TOTAL_LFRAG_PACKET_CNT,
  153. MAX_HOST_RXBUFS,
  154. HOST_API_VERSION,
  155. DNGL_TO_HOST_TRAP_ADDR,
  156. HOST_SCB_ADDR, /* update host scb base address to dongle */
  157. };
  158. typedef void (*dhd_mb_ring_t) (struct dhd_bus *, uint32);
  159. typedef void (*dhd_mb_ring_2_t) (struct dhd_bus *, uint32, bool);
  160. extern void dhd_bus_cmn_writeshared(struct dhd_bus *bus, void * data, uint32 len, uint8 type,
  161. uint16 ringid);
  162. extern void dhd_bus_ringbell(struct dhd_bus *bus, uint32 value);
  163. extern void dhd_bus_ringbell_2(struct dhd_bus *bus, uint32 value, bool devwake);
  164. extern void dhd_bus_cmn_readshared(struct dhd_bus *bus, void* data, uint8 type, uint16 ringid);
  165. extern uint32 dhd_bus_get_sharedflags(struct dhd_bus *bus);
  166. extern void dhd_bus_rx_frame(struct dhd_bus *bus, void* pkt, int ifidx, uint pkt_count);
  167. extern void dhd_bus_start_queue(struct dhd_bus *bus);
  168. extern void dhd_bus_stop_queue(struct dhd_bus *bus);
  169. extern dhd_mb_ring_t dhd_bus_get_mbintr_fn(struct dhd_bus *bus);
  170. extern dhd_mb_ring_2_t dhd_bus_get_mbintr_2_fn(struct dhd_bus *bus);
  171. extern void dhd_bus_write_flow_ring_states(struct dhd_bus *bus,
  172. void * data, uint16 flowid);
  173. extern void dhd_bus_read_flow_ring_states(struct dhd_bus *bus,
  174. void * data, uint8 flowid);
  175. extern int dhd_bus_flow_ring_create_request(struct dhd_bus *bus, void *flow_ring_node);
  176. extern void dhd_bus_clean_flow_ring(struct dhd_bus *bus, void *flow_ring_node);
  177. extern void dhd_bus_flow_ring_create_response(struct dhd_bus *bus, uint16 flow_id, int32 status);
  178. extern int dhd_bus_flow_ring_delete_request(struct dhd_bus *bus, void *flow_ring_node);
  179. extern void dhd_bus_flow_ring_delete_response(struct dhd_bus *bus, uint16 flowid, uint32 status);
  180. extern int dhd_bus_flow_ring_flush_request(struct dhd_bus *bus, void *flow_ring_node);
  181. extern void dhd_bus_flow_ring_flush_response(struct dhd_bus *bus, uint16 flowid, uint32 status);
  182. extern uint32 dhd_bus_max_h2d_queues(struct dhd_bus *bus);
  183. extern int dhd_bus_schedule_queue(struct dhd_bus *bus, uint16 flow_id, bool txs);
  184. #ifdef IDLE_TX_FLOW_MGMT
  185. extern void dhd_bus_flow_ring_resume_response(struct dhd_bus *bus, uint16 flowid, int32 status);
  186. #endif /* IDLE_TX_FLOW_MGMT */
  187. extern int dhdpcie_bus_clock_start(struct dhd_bus *bus);
  188. extern int dhdpcie_bus_clock_stop(struct dhd_bus *bus);
  189. extern int dhdpcie_bus_enable_device(struct dhd_bus *bus);
  190. extern int dhdpcie_bus_disable_device(struct dhd_bus *bus);
  191. extern int dhdpcie_bus_alloc_resource(struct dhd_bus *bus);
  192. extern void dhdpcie_bus_free_resource(struct dhd_bus *bus);
  193. extern bool dhdpcie_bus_dongle_attach(struct dhd_bus *bus);
  194. extern int dhd_bus_release_dongle(struct dhd_bus *bus);
  195. extern int dhd_bus_request_irq(struct dhd_bus *bus);
  196. extern int dhdpcie_get_pcieirq(struct dhd_bus *bus, unsigned int *irq);
  197. extern void dhd_bus_aer_config(struct dhd_bus *bus);
  198. extern struct device * dhd_bus_to_dev(struct dhd_bus *bus);
  199. extern int dhdpcie_cto_init(struct dhd_bus *bus, bool enable);
  200. extern int dhdpcie_cto_cfg_init(struct dhd_bus *bus, bool enable);
  201. extern void dhdpcie_ssreset_dis_enum_rst(struct dhd_bus *bus);
  202. #ifdef DHD_FW_COREDUMP
  203. #ifdef BCMDHDX
  204. extern int dhdx_dongle_mem_dump(void);
  205. #else
  206. extern int dhd_dongle_mem_dump(void);
  207. #endif /* BCMDHDX */
  208. #endif /* DHD_FW_COREDUMP */
  209. #ifdef IDLE_TX_FLOW_MGMT
  210. extern void dhd_bus_idle_tx_ring_suspend(dhd_pub_t *dhd, uint16 flow_ring_id);
  211. #endif /* IDLE_TX_FLOW_MGMT */
  212. extern void dhd_bus_handle_mb_data(struct dhd_bus *bus, uint32 d2h_mb_data);
  213. #endif /* BCMPCIE */
  214. /* dump the device trap informtation */
  215. extern void dhd_bus_dump_trap_info(struct dhd_bus *bus, struct bcmstrbuf *b);
  216. extern void dhd_bus_copy_trap_sig(struct dhd_bus *bus, trap_t *tr);
  217. #ifdef WL_CFGVENDOR_SEND_HANG_EVENT
  218. void copy_ext_trap_sig(dhd_pub_t *dhd, trap_t *tr);
  219. void copy_hang_info_trap(dhd_pub_t *dhd);
  220. #endif /* WL_CFGVENDOR_SEND_HANG_EVENT */
  221. /* Function to set default min res mask */
  222. extern bool dhd_bus_set_default_min_res_mask(struct dhd_bus *bus);
  223. /* Function to reset PMU registers */
  224. extern void dhd_bus_pmu_reg_reset(dhd_pub_t *dhdp);
  225. extern void dhd_bus_ucode_download(struct dhd_bus *bus);
  226. #ifdef DHD_ULP
  227. extern void dhd_bus_ulp_disable_console(dhd_pub_t *dhdp);
  228. #endif /* DHD_ULP */
  229. extern int dhd_bus_readwrite_bp_addr(dhd_pub_t *dhdp, uint addr, uint size, uint* data, bool read);
  230. extern int dhd_get_idletime(dhd_pub_t *dhd);
  231. #ifdef BCMPCIE
  232. extern void dhd_bus_dump_console_buffer(struct dhd_bus *bus);
  233. extern void dhd_bus_intr_count_dump(dhd_pub_t *dhdp);
  234. extern void dhd_bus_set_dpc_sched_time(dhd_pub_t *dhdp);
  235. extern bool dhd_bus_query_dpc_sched_errors(dhd_pub_t *dhdp);
  236. extern int dhd_bus_dmaxfer_lpbk(dhd_pub_t *dhdp, uint32 type);
  237. #ifndef BCMDHDX
  238. extern bool dhd_bus_check_driver_up(void);
  239. #else
  240. extern bool dhdx_bus_check_driver_up(void);
  241. #endif /* BCMDHDX */
  242. extern int dhd_bus_get_cto(dhd_pub_t *dhdp);
  243. extern void dhd_bus_set_linkdown(dhd_pub_t *dhdp, bool val);
  244. extern int dhd_bus_get_linkdown(dhd_pub_t *dhdp);
  245. #else
  246. #define dhd_bus_dump_console_buffer(x)
  247. static INLINE void dhd_bus_intr_count_dump(dhd_pub_t *dhdp) { UNUSED_PARAMETER(dhdp); }
  248. static INLINE void dhd_bus_set_dpc_sched_time(dhd_pub_t *dhdp) { }
  249. static INLINE bool dhd_bus_query_dpc_sched_errors(dhd_pub_t *dhdp) { return 0; }
  250. static INLINE int dhd_bus_dmaxfer_lpbk(dhd_pub_t *dhdp, uint32 type) { return 0; }
  251. static INLINE bool dhd_bus_check_driver_up(void) { return FALSE; }
  252. extern INLINE void dhd_bus_set_linkdown(dhd_pub_t *dhdp, bool val) { }
  253. extern INLINE int dhd_bus_get_linkdown(dhd_pub_t *dhdp) { return 0; }
  254. static INLINE int dhd_bus_get_cto(dhd_pub_t *dhdp) { return 0; }
  255. #endif /* BCMPCIE */
  256. #if defined(BCMPCIE) && defined(EWP_ETD_PRSRV_LOGS)
  257. void dhdpcie_get_etd_preserve_logs(dhd_pub_t *dhd, uint8 *ext_trap_data,
  258. void *event_decode_data);
  259. #endif // endif
  260. extern uint16 dhd_get_chipid(dhd_pub_t *dhd);
  261. #ifdef DHD_WAKE_STATUS
  262. extern wake_counts_t* dhd_bus_get_wakecount(dhd_pub_t *dhd);
  263. extern int dhd_bus_get_bus_wake(dhd_pub_t * dhd);
  264. #endif /* DHD_WAKE_STATUS */
  265. #ifdef BT_OVER_SDIO
  266. /*
  267. * SDIO layer clock control functions exposed to be called from other layers.
  268. * This is required especially in the case where the BUS is shared between
  269. * BT and SDIO and we have to control the clock. The callers of this function
  270. * are expected to hold the sdlock
  271. */
  272. int __dhdsdio_clk_enable(struct dhd_bus *bus, bus_owner_t owner, int can_wait);
  273. int __dhdsdio_clk_disable(struct dhd_bus *bus, bus_owner_t owner, int can_wait);
  274. void dhdsdio_reset_bt_use_count(struct dhd_bus *bus);
  275. #endif /* BT_OVER_SDIO */
  276. int dhd_bus_perform_flr(struct dhd_bus *bus, bool force_fail);
  277. extern bool dhd_bus_get_flr_force_fail(struct dhd_bus *bus);
  278. extern bool dhd_bus_aspm_enable_rc_ep(struct dhd_bus *bus, bool enable);
  279. extern void dhd_bus_l1ss_enable_rc_ep(struct dhd_bus *bus, bool enable);
  280. bool dhd_bus_is_multibp_capable(struct dhd_bus *bus);
  281. #ifdef BCMPCIE
  282. extern void dhdpcie_advertise_bus_cleanup(dhd_pub_t *dhdp);
  283. extern void dhd_msgbuf_iovar_timeout_dump(dhd_pub_t *dhd);
  284. #endif /* BCMPCIE */
  285. extern bool dhd_bus_force_bt_quiesce_enabled(struct dhd_bus *bus);
  286. #ifdef DHD_SSSR_DUMP
  287. extern int dhd_bus_fis_trigger(dhd_pub_t *dhd);
  288. extern int dhd_bus_fis_dump(dhd_pub_t *dhd);
  289. #endif /* DHD_SSSR_DUMP */
  290. #ifdef PCIE_FULL_DONGLE
  291. extern int dhdpcie_set_dma_ring_indices(dhd_pub_t *dhd, int32 int_val);
  292. #endif /* PCIE_FULL_DONGLE */
  293. #ifdef DHD_USE_BP_RESET
  294. extern int dhd_bus_perform_bp_reset(struct dhd_bus *bus);
  295. #endif /* DHD_USE_BP_RESET */
  296. extern void dhd_bwm_bt_quiesce(struct dhd_bus *bus);
  297. extern void dhd_bwm_bt_resume(struct dhd_bus *bus);
  298. #endif /* _dhd_bus_h_ */