rsi_91x_sdio.c 37 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464
  1. /**
  2. * Copyright (c) 2014 Redpine Signals Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. *
  16. */
  17. #include <linux/module.h>
  18. #include "rsi_sdio.h"
  19. #include "rsi_common.h"
  20. #include "rsi_coex.h"
  21. #include "rsi_hal.h"
  22. /* Default operating mode is wlan STA + BT */
  23. static u16 dev_oper_mode = DEV_OPMODE_STA_BT_DUAL;
  24. module_param(dev_oper_mode, ushort, 0444);
  25. MODULE_PARM_DESC(dev_oper_mode,
  26. "1[Wi-Fi], 4[BT], 8[BT LE], 5[Wi-Fi STA + BT classic]\n"
  27. "9[Wi-Fi STA + BT LE], 13[Wi-Fi STA + BT classic + BT LE]\n"
  28. "6[AP + BT classic], 14[AP + BT classic + BT LE]");
  29. /**
  30. * rsi_sdio_set_cmd52_arg() - This function prepares cmd 52 read/write arg.
  31. * @rw: Read/write
  32. * @func: function number
  33. * @raw: indicates whether to perform read after write
  34. * @address: address to which to read/write
  35. * @writedata: data to write
  36. *
  37. * Return: argument
  38. */
  39. static u32 rsi_sdio_set_cmd52_arg(bool rw,
  40. u8 func,
  41. u8 raw,
  42. u32 address,
  43. u8 writedata)
  44. {
  45. return ((rw & 1) << 31) | ((func & 0x7) << 28) |
  46. ((raw & 1) << 27) | (1 << 26) |
  47. ((address & 0x1FFFF) << 9) | (1 << 8) |
  48. (writedata & 0xFF);
  49. }
  50. /**
  51. * rsi_cmd52writebyte() - This function issues cmd52 byte write onto the card.
  52. * @card: Pointer to the mmc_card.
  53. * @address: Address to write.
  54. * @byte: Data to write.
  55. *
  56. * Return: Write status.
  57. */
  58. static int rsi_cmd52writebyte(struct mmc_card *card,
  59. u32 address,
  60. u8 byte)
  61. {
  62. struct mmc_command io_cmd;
  63. u32 arg;
  64. memset(&io_cmd, 0, sizeof(io_cmd));
  65. arg = rsi_sdio_set_cmd52_arg(1, 0, 0, address, byte);
  66. io_cmd.opcode = SD_IO_RW_DIRECT;
  67. io_cmd.arg = arg;
  68. io_cmd.flags = MMC_RSP_R5 | MMC_CMD_AC;
  69. return mmc_wait_for_cmd(card->host, &io_cmd, 0);
  70. }
  71. /**
  72. * rsi_cmd52readbyte() - This function issues cmd52 byte read onto the card.
  73. * @card: Pointer to the mmc_card.
  74. * @address: Address to read from.
  75. * @byte: Variable to store read value.
  76. *
  77. * Return: Read status.
  78. */
  79. static int rsi_cmd52readbyte(struct mmc_card *card,
  80. u32 address,
  81. u8 *byte)
  82. {
  83. struct mmc_command io_cmd;
  84. u32 arg;
  85. int err;
  86. memset(&io_cmd, 0, sizeof(io_cmd));
  87. arg = rsi_sdio_set_cmd52_arg(0, 0, 0, address, 0);
  88. io_cmd.opcode = SD_IO_RW_DIRECT;
  89. io_cmd.arg = arg;
  90. io_cmd.flags = MMC_RSP_R5 | MMC_CMD_AC;
  91. err = mmc_wait_for_cmd(card->host, &io_cmd, 0);
  92. if ((!err) && (byte))
  93. *byte = io_cmd.resp[0] & 0xFF;
  94. return err;
  95. }
  96. /**
  97. * rsi_issue_sdiocommand() - This function issues sdio commands.
  98. * @func: Pointer to the sdio_func structure.
  99. * @opcode: Opcode value.
  100. * @arg: Arguments to pass.
  101. * @flags: Flags which are set.
  102. * @resp: Pointer to store response.
  103. *
  104. * Return: err: command status as 0 or -1.
  105. */
  106. static int rsi_issue_sdiocommand(struct sdio_func *func,
  107. u32 opcode,
  108. u32 arg,
  109. u32 flags,
  110. u32 *resp)
  111. {
  112. struct mmc_command cmd;
  113. struct mmc_host *host;
  114. int err;
  115. host = func->card->host;
  116. memset(&cmd, 0, sizeof(struct mmc_command));
  117. cmd.opcode = opcode;
  118. cmd.arg = arg;
  119. cmd.flags = flags;
  120. err = mmc_wait_for_cmd(host, &cmd, 3);
  121. if ((!err) && (resp))
  122. *resp = cmd.resp[0];
  123. return err;
  124. }
  125. /**
  126. * rsi_handle_interrupt() - This function is called upon the occurence
  127. * of an interrupt.
  128. * @function: Pointer to the sdio_func structure.
  129. *
  130. * Return: None.
  131. */
  132. static void rsi_handle_interrupt(struct sdio_func *function)
  133. {
  134. struct rsi_hw *adapter = sdio_get_drvdata(function);
  135. struct rsi_91x_sdiodev *dev =
  136. (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  137. if (adapter->priv->fsm_state == FSM_FW_NOT_LOADED)
  138. return;
  139. rsi_set_event(&dev->rx_thread.event);
  140. }
  141. /**
  142. * rsi_reset_card() - This function resets and re-initializes the card.
  143. * @pfunction: Pointer to the sdio_func structure.
  144. *
  145. * Return: None.
  146. */
  147. static void rsi_reset_card(struct sdio_func *pfunction)
  148. {
  149. int ret = 0;
  150. int err;
  151. struct mmc_card *card = pfunction->card;
  152. struct mmc_host *host = card->host;
  153. u8 cmd52_resp;
  154. u32 clock, resp, i;
  155. u16 rca;
  156. /* Reset 9110 chip */
  157. ret = rsi_cmd52writebyte(pfunction->card,
  158. SDIO_CCCR_ABORT,
  159. (1 << 3));
  160. /* Card will not send any response as it is getting reset immediately
  161. * Hence expect a timeout status from host controller
  162. */
  163. if (ret != -ETIMEDOUT)
  164. rsi_dbg(ERR_ZONE, "%s: Reset failed : %d\n", __func__, ret);
  165. /* Wait for few milli seconds to get rid of residue charges if any */
  166. msleep(20);
  167. /* Initialize the SDIO card */
  168. host->ios.chip_select = MMC_CS_DONTCARE;
  169. host->ios.bus_mode = MMC_BUSMODE_OPENDRAIN;
  170. host->ios.power_mode = MMC_POWER_UP;
  171. host->ios.bus_width = MMC_BUS_WIDTH_1;
  172. host->ios.timing = MMC_TIMING_LEGACY;
  173. host->ops->set_ios(host, &host->ios);
  174. /*
  175. * This delay should be sufficient to allow the power supply
  176. * to reach the minimum voltage.
  177. */
  178. msleep(20);
  179. host->ios.clock = host->f_min;
  180. host->ios.power_mode = MMC_POWER_ON;
  181. host->ops->set_ios(host, &host->ios);
  182. /*
  183. * This delay must be at least 74 clock sizes, or 1 ms, or the
  184. * time required to reach a stable voltage.
  185. */
  186. msleep(20);
  187. /* Issue CMD0. Goto idle state */
  188. host->ios.chip_select = MMC_CS_HIGH;
  189. host->ops->set_ios(host, &host->ios);
  190. msleep(20);
  191. err = rsi_issue_sdiocommand(pfunction,
  192. MMC_GO_IDLE_STATE,
  193. 0,
  194. (MMC_RSP_NONE | MMC_CMD_BC),
  195. NULL);
  196. host->ios.chip_select = MMC_CS_DONTCARE;
  197. host->ops->set_ios(host, &host->ios);
  198. msleep(20);
  199. host->use_spi_crc = 0;
  200. if (err)
  201. rsi_dbg(ERR_ZONE, "%s: CMD0 failed : %d\n", __func__, err);
  202. /* Issue CMD5, arg = 0 */
  203. err = rsi_issue_sdiocommand(pfunction, SD_IO_SEND_OP_COND, 0,
  204. (MMC_RSP_R4 | MMC_CMD_BCR), &resp);
  205. if (err)
  206. rsi_dbg(ERR_ZONE, "%s: CMD5 failed : %d\n", __func__, err);
  207. card->ocr = resp;
  208. /* Issue CMD5, arg = ocr. Wait till card is ready */
  209. for (i = 0; i < 100; i++) {
  210. err = rsi_issue_sdiocommand(pfunction, SD_IO_SEND_OP_COND,
  211. card->ocr,
  212. (MMC_RSP_R4 | MMC_CMD_BCR), &resp);
  213. if (err) {
  214. rsi_dbg(ERR_ZONE, "%s: CMD5 failed : %d\n",
  215. __func__, err);
  216. break;
  217. }
  218. if (resp & MMC_CARD_BUSY)
  219. break;
  220. msleep(20);
  221. }
  222. if ((i == 100) || (err)) {
  223. rsi_dbg(ERR_ZONE, "%s: card in not ready : %d %d\n",
  224. __func__, i, err);
  225. return;
  226. }
  227. /* Issue CMD3, get RCA */
  228. err = rsi_issue_sdiocommand(pfunction,
  229. SD_SEND_RELATIVE_ADDR,
  230. 0,
  231. (MMC_RSP_R6 | MMC_CMD_BCR),
  232. &resp);
  233. if (err) {
  234. rsi_dbg(ERR_ZONE, "%s: CMD3 failed : %d\n", __func__, err);
  235. return;
  236. }
  237. rca = resp >> 16;
  238. host->ios.bus_mode = MMC_BUSMODE_PUSHPULL;
  239. host->ops->set_ios(host, &host->ios);
  240. /* Issue CMD7, select card */
  241. err = rsi_issue_sdiocommand(pfunction,
  242. MMC_SELECT_CARD,
  243. (rca << 16),
  244. (MMC_RSP_R1 | MMC_CMD_AC),
  245. NULL);
  246. if (err) {
  247. rsi_dbg(ERR_ZONE, "%s: CMD7 failed : %d\n", __func__, err);
  248. return;
  249. }
  250. /* Enable high speed */
  251. if (card->host->caps & MMC_CAP_SD_HIGHSPEED) {
  252. rsi_dbg(ERR_ZONE, "%s: Set high speed mode\n", __func__);
  253. err = rsi_cmd52readbyte(card, SDIO_CCCR_SPEED, &cmd52_resp);
  254. if (err) {
  255. rsi_dbg(ERR_ZONE, "%s: CCCR speed reg read failed: %d\n",
  256. __func__, err);
  257. } else {
  258. err = rsi_cmd52writebyte(card,
  259. SDIO_CCCR_SPEED,
  260. (cmd52_resp | SDIO_SPEED_EHS));
  261. if (err) {
  262. rsi_dbg(ERR_ZONE,
  263. "%s: CCR speed regwrite failed %d\n",
  264. __func__, err);
  265. return;
  266. }
  267. host->ios.timing = MMC_TIMING_SD_HS;
  268. host->ops->set_ios(host, &host->ios);
  269. }
  270. }
  271. /* Set clock */
  272. if (mmc_card_hs(card))
  273. clock = 50000000;
  274. else
  275. clock = card->cis.max_dtr;
  276. if (clock > host->f_max)
  277. clock = host->f_max;
  278. host->ios.clock = clock;
  279. host->ops->set_ios(host, &host->ios);
  280. if (card->host->caps & MMC_CAP_4_BIT_DATA) {
  281. /* CMD52: Set bus width & disable card detect resistor */
  282. err = rsi_cmd52writebyte(card,
  283. SDIO_CCCR_IF,
  284. (SDIO_BUS_CD_DISABLE |
  285. SDIO_BUS_WIDTH_4BIT));
  286. if (err) {
  287. rsi_dbg(ERR_ZONE, "%s: Set bus mode failed : %d\n",
  288. __func__, err);
  289. return;
  290. }
  291. host->ios.bus_width = MMC_BUS_WIDTH_4;
  292. host->ops->set_ios(host, &host->ios);
  293. }
  294. }
  295. /**
  296. * rsi_setclock() - This function sets the clock frequency.
  297. * @adapter: Pointer to the adapter structure.
  298. * @freq: Clock frequency.
  299. *
  300. * Return: None.
  301. */
  302. static void rsi_setclock(struct rsi_hw *adapter, u32 freq)
  303. {
  304. struct rsi_91x_sdiodev *dev =
  305. (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  306. struct mmc_host *host = dev->pfunction->card->host;
  307. u32 clock;
  308. clock = freq * 1000;
  309. if (clock > host->f_max)
  310. clock = host->f_max;
  311. host->ios.clock = clock;
  312. host->ops->set_ios(host, &host->ios);
  313. }
  314. /**
  315. * rsi_setblocklength() - This function sets the host block length.
  316. * @adapter: Pointer to the adapter structure.
  317. * @length: Block length to be set.
  318. *
  319. * Return: status: 0 on success, -1 on failure.
  320. */
  321. static int rsi_setblocklength(struct rsi_hw *adapter, u32 length)
  322. {
  323. struct rsi_91x_sdiodev *dev =
  324. (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  325. int status;
  326. rsi_dbg(INIT_ZONE, "%s: Setting the block length\n", __func__);
  327. status = sdio_set_block_size(dev->pfunction, length);
  328. dev->pfunction->max_blksize = 256;
  329. adapter->block_size = dev->pfunction->max_blksize;
  330. rsi_dbg(INFO_ZONE,
  331. "%s: Operational blk length is %d\n", __func__, length);
  332. return status;
  333. }
  334. /**
  335. * rsi_setupcard() - This function queries and sets the card's features.
  336. * @adapter: Pointer to the adapter structure.
  337. *
  338. * Return: status: 0 on success, -1 on failure.
  339. */
  340. static int rsi_setupcard(struct rsi_hw *adapter)
  341. {
  342. struct rsi_91x_sdiodev *dev =
  343. (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  344. int status = 0;
  345. rsi_setclock(adapter, 50000);
  346. dev->tx_blk_size = 256;
  347. status = rsi_setblocklength(adapter, dev->tx_blk_size);
  348. if (status)
  349. rsi_dbg(ERR_ZONE,
  350. "%s: Unable to set block length\n", __func__);
  351. return status;
  352. }
  353. /**
  354. * rsi_sdio_read_register() - This function reads one byte of information
  355. * from a register.
  356. * @adapter: Pointer to the adapter structure.
  357. * @addr: Address of the register.
  358. * @data: Pointer to the data that stores the data read.
  359. *
  360. * Return: 0 on success, -1 on failure.
  361. */
  362. int rsi_sdio_read_register(struct rsi_hw *adapter,
  363. u32 addr,
  364. u8 *data)
  365. {
  366. struct rsi_91x_sdiodev *dev =
  367. (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  368. u8 fun_num = 0;
  369. int status;
  370. if (likely(dev->sdio_irq_task != current))
  371. sdio_claim_host(dev->pfunction);
  372. if (fun_num == 0)
  373. *data = sdio_f0_readb(dev->pfunction, addr, &status);
  374. else
  375. *data = sdio_readb(dev->pfunction, addr, &status);
  376. if (likely(dev->sdio_irq_task != current))
  377. sdio_release_host(dev->pfunction);
  378. return status;
  379. }
  380. /**
  381. * rsi_sdio_write_register() - This function writes one byte of information
  382. * into a register.
  383. * @adapter: Pointer to the adapter structure.
  384. * @function: Function Number.
  385. * @addr: Address of the register.
  386. * @data: Pointer to the data tha has to be written.
  387. *
  388. * Return: 0 on success, -1 on failure.
  389. */
  390. int rsi_sdio_write_register(struct rsi_hw *adapter,
  391. u8 function,
  392. u32 addr,
  393. u8 *data)
  394. {
  395. struct rsi_91x_sdiodev *dev =
  396. (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  397. int status = 0;
  398. if (likely(dev->sdio_irq_task != current))
  399. sdio_claim_host(dev->pfunction);
  400. if (function == 0)
  401. sdio_f0_writeb(dev->pfunction, *data, addr, &status);
  402. else
  403. sdio_writeb(dev->pfunction, *data, addr, &status);
  404. if (likely(dev->sdio_irq_task != current))
  405. sdio_release_host(dev->pfunction);
  406. return status;
  407. }
  408. /**
  409. * rsi_sdio_ack_intr() - This function acks the interrupt received.
  410. * @adapter: Pointer to the adapter structure.
  411. * @int_bit: Interrupt bit to write into register.
  412. *
  413. * Return: None.
  414. */
  415. void rsi_sdio_ack_intr(struct rsi_hw *adapter, u8 int_bit)
  416. {
  417. int status;
  418. status = rsi_sdio_write_register(adapter,
  419. 1,
  420. (SDIO_FUN1_INTR_CLR_REG |
  421. RSI_SD_REQUEST_MASTER),
  422. &int_bit);
  423. if (status)
  424. rsi_dbg(ERR_ZONE, "%s: unable to send ack\n", __func__);
  425. }
  426. /**
  427. * rsi_sdio_read_register_multiple() - This function read multiple bytes of
  428. * information from the SD card.
  429. * @adapter: Pointer to the adapter structure.
  430. * @addr: Address of the register.
  431. * @count: Number of multiple bytes to be read.
  432. * @data: Pointer to the read data.
  433. *
  434. * Return: 0 on success, -1 on failure.
  435. */
  436. static int rsi_sdio_read_register_multiple(struct rsi_hw *adapter,
  437. u32 addr,
  438. u8 *data,
  439. u16 count)
  440. {
  441. struct rsi_91x_sdiodev *dev =
  442. (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  443. u32 status;
  444. if (likely(dev->sdio_irq_task != current))
  445. sdio_claim_host(dev->pfunction);
  446. status = sdio_readsb(dev->pfunction, data, addr, count);
  447. if (likely(dev->sdio_irq_task != current))
  448. sdio_release_host(dev->pfunction);
  449. if (status != 0)
  450. rsi_dbg(ERR_ZONE, "%s: Synch Cmd53 read failed\n", __func__);
  451. return status;
  452. }
  453. /**
  454. * rsi_sdio_write_register_multiple() - This function writes multiple bytes of
  455. * information to the SD card.
  456. * @adapter: Pointer to the adapter structure.
  457. * @addr: Address of the register.
  458. * @data: Pointer to the data that has to be written.
  459. * @count: Number of multiple bytes to be written.
  460. *
  461. * Return: 0 on success, -1 on failure.
  462. */
  463. int rsi_sdio_write_register_multiple(struct rsi_hw *adapter,
  464. u32 addr,
  465. u8 *data,
  466. u16 count)
  467. {
  468. struct rsi_91x_sdiodev *dev =
  469. (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  470. int status;
  471. if (dev->write_fail > 1) {
  472. rsi_dbg(ERR_ZONE, "%s: Stopping card writes\n", __func__);
  473. return 0;
  474. } else if (dev->write_fail == 1) {
  475. /**
  476. * Assuming it is a CRC failure, we want to allow another
  477. * card write
  478. */
  479. rsi_dbg(ERR_ZONE, "%s: Continue card writes\n", __func__);
  480. dev->write_fail++;
  481. }
  482. if (likely(dev->sdio_irq_task != current))
  483. sdio_claim_host(dev->pfunction);
  484. status = sdio_writesb(dev->pfunction, addr, data, count);
  485. if (likely(dev->sdio_irq_task != current))
  486. sdio_release_host(dev->pfunction);
  487. if (status) {
  488. rsi_dbg(ERR_ZONE, "%s: Synch Cmd53 write failed %d\n",
  489. __func__, status);
  490. dev->write_fail = 2;
  491. } else {
  492. memcpy(dev->prev_desc, data, FRAME_DESC_SZ);
  493. }
  494. return status;
  495. }
  496. static int rsi_sdio_load_data_master_write(struct rsi_hw *adapter,
  497. u32 base_address,
  498. u32 instructions_sz,
  499. u16 block_size,
  500. u8 *ta_firmware)
  501. {
  502. u32 num_blocks, offset, i;
  503. u16 msb_address, lsb_address;
  504. u8 *temp_buf;
  505. int status;
  506. num_blocks = instructions_sz / block_size;
  507. msb_address = base_address >> 16;
  508. rsi_dbg(INFO_ZONE, "ins_size: %d, num_blocks: %d\n",
  509. instructions_sz, num_blocks);
  510. temp_buf = kmalloc(block_size, GFP_KERNEL);
  511. if (!temp_buf)
  512. return -ENOMEM;
  513. /* Loading DM ms word in the sdio slave */
  514. status = rsi_sdio_master_access_msword(adapter, msb_address);
  515. if (status < 0) {
  516. rsi_dbg(ERR_ZONE, "%s: Unable to set ms word reg\n", __func__);
  517. goto out_free;
  518. }
  519. for (offset = 0, i = 0; i < num_blocks; i++, offset += block_size) {
  520. memcpy(temp_buf, ta_firmware + offset, block_size);
  521. lsb_address = (u16)base_address;
  522. status = rsi_sdio_write_register_multiple
  523. (adapter,
  524. lsb_address | RSI_SD_REQUEST_MASTER,
  525. temp_buf, block_size);
  526. if (status < 0) {
  527. rsi_dbg(ERR_ZONE, "%s: failed to write\n", __func__);
  528. goto out_free;
  529. }
  530. rsi_dbg(INFO_ZONE, "%s: loading block: %d\n", __func__, i);
  531. base_address += block_size;
  532. if ((base_address >> 16) != msb_address) {
  533. msb_address += 1;
  534. /* Loading DM ms word in the sdio slave */
  535. status = rsi_sdio_master_access_msword(adapter,
  536. msb_address);
  537. if (status < 0) {
  538. rsi_dbg(ERR_ZONE,
  539. "%s: Unable to set ms word reg\n",
  540. __func__);
  541. goto out_free;
  542. }
  543. }
  544. }
  545. if (instructions_sz % block_size) {
  546. memset(temp_buf, 0, block_size);
  547. memcpy(temp_buf, ta_firmware + offset,
  548. instructions_sz % block_size);
  549. lsb_address = (u16)base_address;
  550. status = rsi_sdio_write_register_multiple
  551. (adapter,
  552. lsb_address | RSI_SD_REQUEST_MASTER,
  553. temp_buf,
  554. instructions_sz % block_size);
  555. if (status < 0)
  556. goto out_free;
  557. rsi_dbg(INFO_ZONE,
  558. "Written Last Block in Address 0x%x Successfully\n",
  559. offset | RSI_SD_REQUEST_MASTER);
  560. }
  561. status = 0;
  562. out_free:
  563. kfree(temp_buf);
  564. return status;
  565. }
  566. #define FLASH_SIZE_ADDR 0x04000016
  567. static int rsi_sdio_master_reg_read(struct rsi_hw *adapter, u32 addr,
  568. u32 *read_buf, u16 size)
  569. {
  570. u32 addr_on_bus, *data;
  571. u16 ms_addr;
  572. int status;
  573. data = kzalloc(RSI_MASTER_REG_BUF_SIZE, GFP_KERNEL);
  574. if (!data)
  575. return -ENOMEM;
  576. ms_addr = (addr >> 16);
  577. status = rsi_sdio_master_access_msword(adapter, ms_addr);
  578. if (status < 0) {
  579. rsi_dbg(ERR_ZONE,
  580. "%s: Unable to set ms word to common reg\n",
  581. __func__);
  582. goto err;
  583. }
  584. addr &= 0xFFFF;
  585. addr_on_bus = (addr & 0xFF000000);
  586. if ((addr_on_bus == (FLASH_SIZE_ADDR & 0xFF000000)) ||
  587. (addr_on_bus == 0x0))
  588. addr_on_bus = (addr & ~(0x3));
  589. else
  590. addr_on_bus = addr;
  591. /* Bring TA out of reset */
  592. status = rsi_sdio_read_register_multiple
  593. (adapter,
  594. (addr_on_bus | RSI_SD_REQUEST_MASTER),
  595. (u8 *)data, 4);
  596. if (status < 0) {
  597. rsi_dbg(ERR_ZONE, "%s: AHB register read failed\n", __func__);
  598. goto err;
  599. }
  600. if (size == 2) {
  601. if ((addr & 0x3) == 0)
  602. *read_buf = *data;
  603. else
  604. *read_buf = (*data >> 16);
  605. *read_buf = (*read_buf & 0xFFFF);
  606. } else if (size == 1) {
  607. if ((addr & 0x3) == 0)
  608. *read_buf = *data;
  609. else if ((addr & 0x3) == 1)
  610. *read_buf = (*data >> 8);
  611. else if ((addr & 0x3) == 2)
  612. *read_buf = (*data >> 16);
  613. else
  614. *read_buf = (*data >> 24);
  615. *read_buf = (*read_buf & 0xFF);
  616. } else {
  617. *read_buf = *data;
  618. }
  619. err:
  620. kfree(data);
  621. return status;
  622. }
  623. static int rsi_sdio_master_reg_write(struct rsi_hw *adapter,
  624. unsigned long addr,
  625. unsigned long data, u16 size)
  626. {
  627. unsigned long *data_aligned;
  628. int status;
  629. data_aligned = kzalloc(RSI_MASTER_REG_BUF_SIZE, GFP_KERNEL);
  630. if (!data_aligned)
  631. return -ENOMEM;
  632. if (size == 2) {
  633. *data_aligned = ((data << 16) | (data & 0xFFFF));
  634. } else if (size == 1) {
  635. u32 temp_data = data & 0xFF;
  636. *data_aligned = ((temp_data << 24) | (temp_data << 16) |
  637. (temp_data << 8) | temp_data);
  638. } else {
  639. *data_aligned = data;
  640. }
  641. size = 4;
  642. status = rsi_sdio_master_access_msword(adapter, (addr >> 16));
  643. if (status < 0) {
  644. rsi_dbg(ERR_ZONE,
  645. "%s: Unable to set ms word to common reg\n",
  646. __func__);
  647. kfree(data_aligned);
  648. return -EIO;
  649. }
  650. addr = addr & 0xFFFF;
  651. /* Bring TA out of reset */
  652. status = rsi_sdio_write_register_multiple
  653. (adapter,
  654. (addr | RSI_SD_REQUEST_MASTER),
  655. (u8 *)data_aligned, size);
  656. if (status < 0)
  657. rsi_dbg(ERR_ZONE,
  658. "%s: Unable to do AHB reg write\n", __func__);
  659. kfree(data_aligned);
  660. return status;
  661. }
  662. /**
  663. * rsi_sdio_host_intf_write_pkt() - This function writes the packet to device.
  664. * @adapter: Pointer to the adapter structure.
  665. * @pkt: Pointer to the data to be written on to the device.
  666. * @len: length of the data to be written on to the device.
  667. *
  668. * Return: 0 on success, -1 on failure.
  669. */
  670. static int rsi_sdio_host_intf_write_pkt(struct rsi_hw *adapter,
  671. u8 *pkt,
  672. u32 len)
  673. {
  674. struct rsi_91x_sdiodev *dev =
  675. (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  676. u32 block_size = dev->tx_blk_size;
  677. u32 num_blocks, address, length;
  678. u32 queueno;
  679. int status;
  680. queueno = ((pkt[1] >> 4) & 0xf);
  681. if (queueno == RSI_BT_MGMT_Q || queueno == RSI_BT_DATA_Q)
  682. queueno = RSI_BT_Q;
  683. num_blocks = len / block_size;
  684. if (len % block_size)
  685. num_blocks++;
  686. address = (num_blocks * block_size | (queueno << 12));
  687. length = num_blocks * block_size;
  688. status = rsi_sdio_write_register_multiple(adapter,
  689. address,
  690. (u8 *)pkt,
  691. length);
  692. if (status)
  693. rsi_dbg(ERR_ZONE, "%s: Unable to write onto the card: %d\n",
  694. __func__, status);
  695. rsi_dbg(DATA_TX_ZONE, "%s: Successfully written onto card\n", __func__);
  696. return status;
  697. }
  698. /**
  699. * rsi_sdio_host_intf_read_pkt() - This function reads the packet
  700. from the device.
  701. * @adapter: Pointer to the adapter data structure.
  702. * @pkt: Pointer to the packet data to be read from the the device.
  703. * @length: Length of the data to be read from the device.
  704. *
  705. * Return: 0 on success, -1 on failure.
  706. */
  707. int rsi_sdio_host_intf_read_pkt(struct rsi_hw *adapter,
  708. u8 *pkt,
  709. u32 length)
  710. {
  711. int status = -EINVAL;
  712. if (!length) {
  713. rsi_dbg(ERR_ZONE, "%s: Pkt size is zero\n", __func__);
  714. return status;
  715. }
  716. status = rsi_sdio_read_register_multiple(adapter,
  717. length,
  718. (u8 *)pkt,
  719. length); /*num of bytes*/
  720. if (status)
  721. rsi_dbg(ERR_ZONE, "%s: Failed to read frame: %d\n", __func__,
  722. status);
  723. return status;
  724. }
  725. /**
  726. * rsi_init_sdio_interface() - This function does init specific to SDIO.
  727. *
  728. * @adapter: Pointer to the adapter data structure.
  729. * @pkt: Pointer to the packet data to be read from the the device.
  730. *
  731. * Return: 0 on success, -1 on failure.
  732. */
  733. static int rsi_init_sdio_interface(struct rsi_hw *adapter,
  734. struct sdio_func *pfunction)
  735. {
  736. struct rsi_91x_sdiodev *rsi_91x_dev;
  737. int status = -ENOMEM;
  738. rsi_91x_dev = kzalloc(sizeof(*rsi_91x_dev), GFP_KERNEL);
  739. if (!rsi_91x_dev)
  740. return status;
  741. adapter->rsi_dev = rsi_91x_dev;
  742. sdio_claim_host(pfunction);
  743. pfunction->enable_timeout = 100;
  744. status = sdio_enable_func(pfunction);
  745. if (status) {
  746. rsi_dbg(ERR_ZONE, "%s: Failed to enable interface\n", __func__);
  747. sdio_release_host(pfunction);
  748. return status;
  749. }
  750. rsi_dbg(INIT_ZONE, "%s: Enabled the interface\n", __func__);
  751. rsi_91x_dev->pfunction = pfunction;
  752. adapter->device = &pfunction->dev;
  753. sdio_set_drvdata(pfunction, adapter);
  754. status = rsi_setupcard(adapter);
  755. if (status) {
  756. rsi_dbg(ERR_ZONE, "%s: Failed to setup card\n", __func__);
  757. goto fail;
  758. }
  759. rsi_dbg(INIT_ZONE, "%s: Setup card succesfully\n", __func__);
  760. status = rsi_init_sdio_slave_regs(adapter);
  761. if (status) {
  762. rsi_dbg(ERR_ZONE, "%s: Failed to init slave regs\n", __func__);
  763. goto fail;
  764. }
  765. sdio_release_host(pfunction);
  766. adapter->determine_event_timeout = rsi_sdio_determine_event_timeout;
  767. adapter->check_hw_queue_status = rsi_sdio_check_buffer_status;
  768. #ifdef CONFIG_RSI_DEBUGFS
  769. adapter->num_debugfs_entries = MAX_DEBUGFS_ENTRIES;
  770. #endif
  771. return status;
  772. fail:
  773. sdio_disable_func(pfunction);
  774. sdio_release_host(pfunction);
  775. return status;
  776. }
  777. static int rsi_sdio_reinit_device(struct rsi_hw *adapter)
  778. {
  779. struct rsi_91x_sdiodev *sdev = adapter->rsi_dev;
  780. struct sdio_func *pfunction = sdev->pfunction;
  781. int ii;
  782. for (ii = 0; ii < NUM_SOFT_QUEUES; ii++)
  783. skb_queue_purge(&adapter->priv->tx_queue[ii]);
  784. /* Initialize device again */
  785. sdio_claim_host(pfunction);
  786. sdio_release_irq(pfunction);
  787. rsi_reset_card(pfunction);
  788. sdio_enable_func(pfunction);
  789. rsi_setupcard(adapter);
  790. rsi_init_sdio_slave_regs(adapter);
  791. sdio_claim_irq(pfunction, rsi_handle_interrupt);
  792. rsi_hal_device_init(adapter);
  793. sdio_release_host(pfunction);
  794. return 0;
  795. }
  796. static struct rsi_host_intf_ops sdio_host_intf_ops = {
  797. .write_pkt = rsi_sdio_host_intf_write_pkt,
  798. .read_pkt = rsi_sdio_host_intf_read_pkt,
  799. .master_access_msword = rsi_sdio_master_access_msword,
  800. .read_reg_multiple = rsi_sdio_read_register_multiple,
  801. .write_reg_multiple = rsi_sdio_write_register_multiple,
  802. .master_reg_read = rsi_sdio_master_reg_read,
  803. .master_reg_write = rsi_sdio_master_reg_write,
  804. .load_data_master_write = rsi_sdio_load_data_master_write,
  805. .reinit_device = rsi_sdio_reinit_device,
  806. };
  807. /**
  808. * rsi_probe() - This function is called by kernel when the driver provided
  809. * Vendor and device IDs are matched. All the initialization
  810. * work is done here.
  811. * @pfunction: Pointer to the sdio_func structure.
  812. * @id: Pointer to sdio_device_id structure.
  813. *
  814. * Return: 0 on success, 1 on failure.
  815. */
  816. static int rsi_probe(struct sdio_func *pfunction,
  817. const struct sdio_device_id *id)
  818. {
  819. struct rsi_hw *adapter;
  820. struct rsi_91x_sdiodev *sdev;
  821. int status;
  822. rsi_dbg(INIT_ZONE, "%s: Init function called\n", __func__);
  823. adapter = rsi_91x_init(dev_oper_mode);
  824. if (!adapter) {
  825. rsi_dbg(ERR_ZONE, "%s: Failed to init os intf ops\n",
  826. __func__);
  827. return -EINVAL;
  828. }
  829. adapter->rsi_host_intf = RSI_HOST_INTF_SDIO;
  830. adapter->host_intf_ops = &sdio_host_intf_ops;
  831. if (rsi_init_sdio_interface(adapter, pfunction)) {
  832. rsi_dbg(ERR_ZONE, "%s: Failed to init sdio interface\n",
  833. __func__);
  834. status = -EIO;
  835. goto fail_free_adapter;
  836. }
  837. sdev = (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  838. rsi_init_event(&sdev->rx_thread.event);
  839. status = rsi_create_kthread(adapter->priv, &sdev->rx_thread,
  840. rsi_sdio_rx_thread, "SDIO-RX-Thread");
  841. if (status) {
  842. rsi_dbg(ERR_ZONE, "%s: Unable to init rx thrd\n", __func__);
  843. goto fail_kill_thread;
  844. }
  845. sdio_claim_host(pfunction);
  846. if (sdio_claim_irq(pfunction, rsi_handle_interrupt)) {
  847. rsi_dbg(ERR_ZONE, "%s: Failed to request IRQ\n", __func__);
  848. sdio_release_host(pfunction);
  849. status = -EIO;
  850. goto fail_claim_irq;
  851. }
  852. sdio_release_host(pfunction);
  853. rsi_dbg(INIT_ZONE, "%s: Registered Interrupt handler\n", __func__);
  854. if (rsi_hal_device_init(adapter)) {
  855. rsi_dbg(ERR_ZONE, "%s: Failed in device init\n", __func__);
  856. status = -EINVAL;
  857. goto fail_dev_init;
  858. }
  859. rsi_dbg(INFO_ZONE, "===> RSI Device Init Done <===\n");
  860. if (rsi_sdio_master_access_msword(adapter, MISC_CFG_BASE_ADDR)) {
  861. rsi_dbg(ERR_ZONE, "%s: Unable to set ms word reg\n", __func__);
  862. status = -EIO;
  863. goto fail_dev_init;
  864. }
  865. adapter->priv->hibernate_resume = false;
  866. adapter->priv->reinit_hw = false;
  867. return 0;
  868. fail_dev_init:
  869. sdio_claim_host(pfunction);
  870. sdio_release_irq(pfunction);
  871. sdio_release_host(pfunction);
  872. fail_claim_irq:
  873. rsi_kill_thread(&sdev->rx_thread);
  874. fail_kill_thread:
  875. sdio_claim_host(pfunction);
  876. sdio_disable_func(pfunction);
  877. sdio_release_host(pfunction);
  878. fail_free_adapter:
  879. rsi_91x_deinit(adapter);
  880. rsi_dbg(ERR_ZONE, "%s: Failed in probe...Exiting\n", __func__);
  881. return status;
  882. }
  883. static void ulp_read_write(struct rsi_hw *adapter, u16 addr, u32 data,
  884. u16 len_in_bits)
  885. {
  886. rsi_sdio_master_reg_write(adapter, RSI_GSPI_DATA_REG1,
  887. ((addr << 6) | ((data >> 16) & 0xffff)), 2);
  888. rsi_sdio_master_reg_write(adapter, RSI_GSPI_DATA_REG0,
  889. (data & 0xffff), 2);
  890. rsi_sdio_master_reg_write(adapter, RSI_GSPI_CTRL_REG0,
  891. RSI_GSPI_CTRL_REG0_VALUE, 2);
  892. rsi_sdio_master_reg_write(adapter, RSI_GSPI_CTRL_REG1,
  893. ((len_in_bits - 1) | RSI_GSPI_TRIG), 2);
  894. msleep(20);
  895. }
  896. /*This function resets and re-initializes the chip.*/
  897. static void rsi_reset_chip(struct rsi_hw *adapter)
  898. {
  899. u8 *data;
  900. u8 sdio_interrupt_status = 0;
  901. u8 request = 1;
  902. int ret;
  903. data = kzalloc(sizeof(u32), GFP_KERNEL);
  904. if (!data)
  905. return;
  906. rsi_dbg(INFO_ZONE, "Writing disable to wakeup register\n");
  907. ret = rsi_sdio_write_register(adapter, 0, SDIO_WAKEUP_REG, &request);
  908. if (ret < 0) {
  909. rsi_dbg(ERR_ZONE,
  910. "%s: Failed to write SDIO wakeup register\n", __func__);
  911. goto err;
  912. }
  913. msleep(20);
  914. ret = rsi_sdio_read_register(adapter, RSI_FN1_INT_REGISTER,
  915. &sdio_interrupt_status);
  916. if (ret < 0) {
  917. rsi_dbg(ERR_ZONE, "%s: Failed to Read Intr Status Register\n",
  918. __func__);
  919. goto err;
  920. }
  921. rsi_dbg(INFO_ZONE, "%s: Intr Status Register value = %d\n",
  922. __func__, sdio_interrupt_status);
  923. /* Put Thread-Arch processor on hold */
  924. if (rsi_sdio_master_access_msword(adapter, TA_BASE_ADDR)) {
  925. rsi_dbg(ERR_ZONE,
  926. "%s: Unable to set ms word to common reg\n",
  927. __func__);
  928. goto err;
  929. }
  930. put_unaligned_le32(TA_HOLD_THREAD_VALUE, data);
  931. if (rsi_sdio_write_register_multiple(adapter, TA_HOLD_THREAD_REG |
  932. RSI_SD_REQUEST_MASTER,
  933. data, 4)) {
  934. rsi_dbg(ERR_ZONE,
  935. "%s: Unable to hold Thread-Arch processor threads\n",
  936. __func__);
  937. goto err;
  938. }
  939. /* This msleep will ensure Thread-Arch processor to go to hold
  940. * and any pending dma transfers to rf spi in device to finish.
  941. */
  942. msleep(100);
  943. ulp_read_write(adapter, RSI_ULP_RESET_REG, RSI_ULP_WRITE_0, 32);
  944. ulp_read_write(adapter, RSI_WATCH_DOG_TIMER_1, RSI_ULP_WRITE_2, 32);
  945. ulp_read_write(adapter, RSI_WATCH_DOG_TIMER_2, RSI_ULP_WRITE_0, 32);
  946. ulp_read_write(adapter, RSI_WATCH_DOG_DELAY_TIMER_1, RSI_ULP_WRITE_50,
  947. 32);
  948. ulp_read_write(adapter, RSI_WATCH_DOG_DELAY_TIMER_2, RSI_ULP_WRITE_0,
  949. 32);
  950. ulp_read_write(adapter, RSI_WATCH_DOG_TIMER_ENABLE,
  951. RSI_ULP_TIMER_ENABLE, 32);
  952. /* This msleep will be sufficient for the ulp
  953. * read write operations to complete for chip reset.
  954. */
  955. msleep(500);
  956. err:
  957. kfree(data);
  958. return;
  959. }
  960. /**
  961. * rsi_disconnect() - This function performs the reverse of the probe function.
  962. * @pfunction: Pointer to the sdio_func structure.
  963. *
  964. * Return: void.
  965. */
  966. static void rsi_disconnect(struct sdio_func *pfunction)
  967. {
  968. struct rsi_hw *adapter = sdio_get_drvdata(pfunction);
  969. struct rsi_91x_sdiodev *dev;
  970. if (!adapter)
  971. return;
  972. dev = (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  973. rsi_kill_thread(&dev->rx_thread);
  974. sdio_claim_host(pfunction);
  975. sdio_release_irq(pfunction);
  976. sdio_release_host(pfunction);
  977. mdelay(10);
  978. rsi_mac80211_detach(adapter);
  979. mdelay(10);
  980. if (IS_ENABLED(CONFIG_RSI_COEX) && adapter->priv->coex_mode > 1 &&
  981. adapter->priv->bt_adapter) {
  982. rsi_bt_ops.detach(adapter->priv->bt_adapter);
  983. adapter->priv->bt_adapter = NULL;
  984. }
  985. /* Reset Chip */
  986. rsi_reset_chip(adapter);
  987. /* Resetting to take care of the case, where-in driver is re-loaded */
  988. sdio_claim_host(pfunction);
  989. rsi_reset_card(pfunction);
  990. sdio_disable_func(pfunction);
  991. sdio_release_host(pfunction);
  992. dev->write_fail = 2;
  993. rsi_91x_deinit(adapter);
  994. rsi_dbg(ERR_ZONE, "##### RSI SDIO device disconnected #####\n");
  995. }
  996. #ifdef CONFIG_PM
  997. static int rsi_set_sdio_pm_caps(struct rsi_hw *adapter)
  998. {
  999. struct rsi_91x_sdiodev *dev =
  1000. (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  1001. struct sdio_func *func = dev->pfunction;
  1002. int ret;
  1003. ret = sdio_set_host_pm_flags(func, MMC_PM_KEEP_POWER);
  1004. if (ret)
  1005. rsi_dbg(ERR_ZONE, "Set sdio keep pwr flag failed: %d\n", ret);
  1006. return ret;
  1007. }
  1008. static int rsi_sdio_disable_interrupts(struct sdio_func *pfunc)
  1009. {
  1010. struct rsi_hw *adapter = sdio_get_drvdata(pfunc);
  1011. u8 isr_status = 0, data = 0;
  1012. int ret;
  1013. unsigned long t1;
  1014. rsi_dbg(INFO_ZONE, "Waiting for interrupts to be cleared..");
  1015. t1 = jiffies;
  1016. do {
  1017. rsi_sdio_read_register(adapter, RSI_FN1_INT_REGISTER,
  1018. &isr_status);
  1019. rsi_dbg(INFO_ZONE, ".");
  1020. } while ((isr_status) && (jiffies_to_msecs(jiffies - t1) < 20));
  1021. rsi_dbg(INFO_ZONE, "Interrupts cleared\n");
  1022. sdio_claim_host(pfunc);
  1023. ret = rsi_cmd52readbyte(pfunc->card, RSI_INT_ENABLE_REGISTER, &data);
  1024. if (ret < 0) {
  1025. rsi_dbg(ERR_ZONE,
  1026. "%s: Failed to read int enable register\n",
  1027. __func__);
  1028. goto done;
  1029. }
  1030. data &= RSI_INT_ENABLE_MASK;
  1031. ret = rsi_cmd52writebyte(pfunc->card, RSI_INT_ENABLE_REGISTER, data);
  1032. if (ret < 0) {
  1033. rsi_dbg(ERR_ZONE,
  1034. "%s: Failed to write to int enable register\n",
  1035. __func__);
  1036. goto done;
  1037. }
  1038. ret = rsi_cmd52readbyte(pfunc->card, RSI_INT_ENABLE_REGISTER, &data);
  1039. if (ret < 0) {
  1040. rsi_dbg(ERR_ZONE,
  1041. "%s: Failed to read int enable register\n",
  1042. __func__);
  1043. goto done;
  1044. }
  1045. rsi_dbg(INFO_ZONE, "int enable reg content = %x\n", data);
  1046. done:
  1047. sdio_release_host(pfunc);
  1048. return ret;
  1049. }
  1050. static int rsi_sdio_enable_interrupts(struct sdio_func *pfunc)
  1051. {
  1052. u8 data;
  1053. int ret;
  1054. struct rsi_hw *adapter = sdio_get_drvdata(pfunc);
  1055. struct rsi_common *common = adapter->priv;
  1056. sdio_claim_host(pfunc);
  1057. ret = rsi_cmd52readbyte(pfunc->card, RSI_INT_ENABLE_REGISTER, &data);
  1058. if (ret < 0) {
  1059. rsi_dbg(ERR_ZONE,
  1060. "%s: Failed to read int enable register\n", __func__);
  1061. goto done;
  1062. }
  1063. data |= ~RSI_INT_ENABLE_MASK & 0xff;
  1064. ret = rsi_cmd52writebyte(pfunc->card, RSI_INT_ENABLE_REGISTER, data);
  1065. if (ret < 0) {
  1066. rsi_dbg(ERR_ZONE,
  1067. "%s: Failed to write to int enable register\n",
  1068. __func__);
  1069. goto done;
  1070. }
  1071. if ((common->wow_flags & RSI_WOW_ENABLED) &&
  1072. (common->wow_flags & RSI_WOW_NO_CONNECTION))
  1073. rsi_dbg(ERR_ZONE,
  1074. "##### Device can not wake up through WLAN\n");
  1075. ret = rsi_cmd52readbyte(pfunc->card, RSI_INT_ENABLE_REGISTER, &data);
  1076. if (ret < 0) {
  1077. rsi_dbg(ERR_ZONE,
  1078. "%s: Failed to read int enable register\n", __func__);
  1079. goto done;
  1080. }
  1081. rsi_dbg(INFO_ZONE, "int enable reg content = %x\n", data);
  1082. done:
  1083. sdio_release_host(pfunc);
  1084. return ret;
  1085. }
  1086. static int rsi_suspend(struct device *dev)
  1087. {
  1088. int ret;
  1089. struct sdio_func *pfunction = dev_to_sdio_func(dev);
  1090. struct rsi_hw *adapter = sdio_get_drvdata(pfunction);
  1091. struct rsi_common *common;
  1092. if (!adapter) {
  1093. rsi_dbg(ERR_ZONE, "Device is not ready\n");
  1094. return -ENODEV;
  1095. }
  1096. common = adapter->priv;
  1097. rsi_sdio_disable_interrupts(pfunction);
  1098. ret = rsi_set_sdio_pm_caps(adapter);
  1099. if (ret)
  1100. rsi_dbg(INFO_ZONE,
  1101. "Setting power management caps failed\n");
  1102. common->fsm_state = FSM_CARD_NOT_READY;
  1103. return 0;
  1104. }
  1105. static int rsi_resume(struct device *dev)
  1106. {
  1107. struct sdio_func *pfunction = dev_to_sdio_func(dev);
  1108. struct rsi_hw *adapter = sdio_get_drvdata(pfunction);
  1109. struct rsi_common *common = adapter->priv;
  1110. common->fsm_state = FSM_MAC_INIT_DONE;
  1111. rsi_sdio_enable_interrupts(pfunction);
  1112. return 0;
  1113. }
  1114. static int rsi_freeze(struct device *dev)
  1115. {
  1116. int ret;
  1117. struct sdio_func *pfunction = dev_to_sdio_func(dev);
  1118. struct rsi_hw *adapter = sdio_get_drvdata(pfunction);
  1119. struct rsi_common *common;
  1120. struct rsi_91x_sdiodev *sdev;
  1121. rsi_dbg(INFO_ZONE, "SDIO Bus freeze ===>\n");
  1122. if (!adapter) {
  1123. rsi_dbg(ERR_ZONE, "Device is not ready\n");
  1124. return -ENODEV;
  1125. }
  1126. common = adapter->priv;
  1127. sdev = (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  1128. if ((common->wow_flags & RSI_WOW_ENABLED) &&
  1129. (common->wow_flags & RSI_WOW_NO_CONNECTION))
  1130. rsi_dbg(ERR_ZONE,
  1131. "##### Device can not wake up through WLAN\n");
  1132. if (IS_ENABLED(CONFIG_RSI_COEX) && common->coex_mode > 1 &&
  1133. common->bt_adapter) {
  1134. rsi_bt_ops.detach(common->bt_adapter);
  1135. common->bt_adapter = NULL;
  1136. }
  1137. ret = rsi_sdio_disable_interrupts(pfunction);
  1138. if (sdev->write_fail)
  1139. rsi_dbg(INFO_ZONE, "###### Device is not ready #######\n");
  1140. ret = rsi_set_sdio_pm_caps(adapter);
  1141. if (ret)
  1142. rsi_dbg(INFO_ZONE, "Setting power management caps failed\n");
  1143. rsi_dbg(INFO_ZONE, "***** RSI module freezed *****\n");
  1144. return 0;
  1145. }
  1146. static int rsi_thaw(struct device *dev)
  1147. {
  1148. struct sdio_func *pfunction = dev_to_sdio_func(dev);
  1149. struct rsi_hw *adapter = sdio_get_drvdata(pfunction);
  1150. struct rsi_common *common = adapter->priv;
  1151. rsi_dbg(ERR_ZONE, "SDIO Bus thaw =====>\n");
  1152. common->hibernate_resume = true;
  1153. common->fsm_state = FSM_CARD_NOT_READY;
  1154. common->iface_down = true;
  1155. rsi_sdio_enable_interrupts(pfunction);
  1156. rsi_dbg(INFO_ZONE, "***** RSI module thaw done *****\n");
  1157. return 0;
  1158. }
  1159. static void rsi_shutdown(struct device *dev)
  1160. {
  1161. struct sdio_func *pfunction = dev_to_sdio_func(dev);
  1162. struct rsi_hw *adapter = sdio_get_drvdata(pfunction);
  1163. struct rsi_91x_sdiodev *sdev =
  1164. (struct rsi_91x_sdiodev *)adapter->rsi_dev;
  1165. struct ieee80211_hw *hw = adapter->hw;
  1166. struct cfg80211_wowlan *wowlan = hw->wiphy->wowlan_config;
  1167. rsi_dbg(ERR_ZONE, "SDIO Bus shutdown =====>\n");
  1168. if (rsi_config_wowlan(adapter, wowlan))
  1169. rsi_dbg(ERR_ZONE, "Failed to configure WoWLAN\n");
  1170. if (IS_ENABLED(CONFIG_RSI_COEX) && adapter->priv->coex_mode > 1 &&
  1171. adapter->priv->bt_adapter) {
  1172. rsi_bt_ops.detach(adapter->priv->bt_adapter);
  1173. adapter->priv->bt_adapter = NULL;
  1174. }
  1175. rsi_sdio_disable_interrupts(sdev->pfunction);
  1176. if (sdev->write_fail)
  1177. rsi_dbg(INFO_ZONE, "###### Device is not ready #######\n");
  1178. if (rsi_set_sdio_pm_caps(adapter))
  1179. rsi_dbg(INFO_ZONE, "Setting power management caps failed\n");
  1180. rsi_dbg(INFO_ZONE, "***** RSI module shut down *****\n");
  1181. }
  1182. static int rsi_restore(struct device *dev)
  1183. {
  1184. struct sdio_func *pfunction = dev_to_sdio_func(dev);
  1185. struct rsi_hw *adapter = sdio_get_drvdata(pfunction);
  1186. struct rsi_common *common = adapter->priv;
  1187. rsi_dbg(INFO_ZONE, "SDIO Bus restore ======>\n");
  1188. common->hibernate_resume = true;
  1189. common->fsm_state = FSM_FW_NOT_LOADED;
  1190. common->iface_down = true;
  1191. adapter->sc_nvifs = 0;
  1192. ieee80211_restart_hw(adapter->hw);
  1193. common->wow_flags = 0;
  1194. common->iface_down = false;
  1195. rsi_dbg(INFO_ZONE, "RSI module restored\n");
  1196. return 0;
  1197. }
  1198. static const struct dev_pm_ops rsi_pm_ops = {
  1199. .suspend = rsi_suspend,
  1200. .resume_noirq = rsi_resume,
  1201. .freeze = rsi_freeze,
  1202. .thaw = rsi_thaw,
  1203. .restore = rsi_restore,
  1204. };
  1205. #endif
  1206. static const struct sdio_device_id rsi_dev_table[] = {
  1207. { SDIO_DEVICE(RSI_SDIO_VID_9113, RSI_SDIO_PID_9113) },
  1208. { /* Blank */},
  1209. };
  1210. static struct sdio_driver rsi_driver = {
  1211. .name = "RSI-SDIO WLAN",
  1212. .probe = rsi_probe,
  1213. .remove = rsi_disconnect,
  1214. .id_table = rsi_dev_table,
  1215. #ifdef CONFIG_PM
  1216. .drv = {
  1217. .pm = &rsi_pm_ops,
  1218. .shutdown = rsi_shutdown,
  1219. }
  1220. #endif
  1221. };
  1222. /**
  1223. * rsi_module_init() - This function registers the sdio module.
  1224. * @void: Void.
  1225. *
  1226. * Return: 0 on success.
  1227. */
  1228. static int rsi_module_init(void)
  1229. {
  1230. int ret;
  1231. ret = sdio_register_driver(&rsi_driver);
  1232. rsi_dbg(INIT_ZONE, "%s: Registering driver\n", __func__);
  1233. return ret;
  1234. }
  1235. /**
  1236. * rsi_module_exit() - This function unregisters the sdio module.
  1237. * @void: Void.
  1238. *
  1239. * Return: None.
  1240. */
  1241. static void rsi_module_exit(void)
  1242. {
  1243. sdio_unregister_driver(&rsi_driver);
  1244. rsi_dbg(INFO_ZONE, "%s: Unregistering driver\n", __func__);
  1245. }
  1246. module_init(rsi_module_init);
  1247. module_exit(rsi_module_exit);
  1248. MODULE_AUTHOR("Redpine Signals Inc");
  1249. MODULE_DESCRIPTION("Common SDIO layer for RSI drivers");
  1250. MODULE_SUPPORTED_DEVICE("RSI-91x");
  1251. MODULE_DEVICE_TABLE(sdio, rsi_dev_table);
  1252. MODULE_FIRMWARE(FIRMWARE_RSI9113);
  1253. MODULE_VERSION("0.1");
  1254. MODULE_LICENSE("Dual BSD/GPL");