rcar-gen3-cpg.h 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. /*
  2. * R-Car Gen3 Clock Pulse Generator
  3. *
  4. * Copyright (C) 2015-2016 Glider bvba
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; version 2 of the License.
  9. */
  10. #ifndef __CLK_RENESAS_RCAR_GEN3_CPG_H__
  11. #define __CLK_RENESAS_RCAR_GEN3_CPG_H__
  12. enum rcar_gen3_clk_types {
  13. CLK_TYPE_GEN3_MAIN = CLK_TYPE_CUSTOM,
  14. CLK_TYPE_GEN3_PLL0,
  15. CLK_TYPE_GEN3_PLL1,
  16. CLK_TYPE_GEN3_PLL2,
  17. CLK_TYPE_GEN3_PLL3,
  18. CLK_TYPE_GEN3_PLL4,
  19. CLK_TYPE_GEN3_SD,
  20. CLK_TYPE_GEN3_RPC,
  21. CLK_TYPE_GEN3_R,
  22. CLK_TYPE_GEN3_PE,
  23. CLK_TYPE_GEN3_Z2,
  24. };
  25. #define DEF_GEN3_SD(_name, _id, _parent, _offset) \
  26. DEF_BASE(_name, _id, CLK_TYPE_GEN3_SD, _parent, .offset = _offset)
  27. #define DEF_GEN3_RPC(_name, _id, _parent, _offset) \
  28. DEF_BASE(_name, _id, CLK_TYPE_GEN3_RPC, _parent, .offset = _offset)
  29. #define DEF_GEN3_PE(_name, _id, _parent_sscg, _div_sscg, _parent_clean, \
  30. _div_clean) \
  31. DEF_BASE(_name, _id, CLK_TYPE_GEN3_PE, \
  32. (_parent_sscg) << 16 | (_parent_clean), \
  33. .div = (_div_sscg) << 16 | (_div_clean))
  34. struct rcar_gen3_cpg_pll_config {
  35. u8 extal_div;
  36. u8 pll1_mult;
  37. u8 pll1_div;
  38. u8 pll3_mult;
  39. u8 pll3_div;
  40. };
  41. #define CPG_RCKCR 0x240
  42. struct gen3_clk_priv {
  43. void __iomem *base;
  44. struct cpg_mssr_info *info;
  45. struct clk clk_extal;
  46. struct clk clk_extalr;
  47. bool sscg;
  48. const struct rcar_gen3_cpg_pll_config *cpg_pll_config;
  49. };
  50. int gen3_clk_probe(struct udevice *dev);
  51. int gen3_clk_remove(struct udevice *dev);
  52. extern const struct clk_ops gen3_clk_ops;
  53. #endif