mc34708.c 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2018
  4. * Lukasz Majewski, DENX Software Engineering, lukma@denx.de
  5. *
  6. */
  7. #include <common.h>
  8. #include <dm.h>
  9. #include <errno.h>
  10. #include <fsl_pmic.h>
  11. #include <i2c.h>
  12. #include <power/pmic.h>
  13. DECLARE_GLOBAL_DATA_PTR;
  14. static int mc34708_reg_count(struct udevice *dev)
  15. {
  16. return PMIC_NUM_OF_REGS;
  17. }
  18. static int mc34708_write(struct udevice *dev, uint reg, const u8 *buff,
  19. int len)
  20. {
  21. u8 buf[3] = { 0 };
  22. int ret;
  23. if (len != MC34708_TRANSFER_SIZE)
  24. return -EINVAL;
  25. /*
  26. * The MC34708 sends data with big endian format, hence we need to
  27. * perform manual byte swap.
  28. */
  29. buf[0] = buff[2];
  30. buf[1] = buff[1];
  31. buf[2] = buff[0];
  32. ret = dm_i2c_write(dev, reg, buf, len);
  33. if (ret)
  34. printf("write error to device: %p register: %#x!", dev, reg);
  35. return ret;
  36. }
  37. static int mc34708_read(struct udevice *dev, uint reg, u8 *buff, int len)
  38. {
  39. u8 buf[3] = { 0 };
  40. int ret;
  41. if (len != MC34708_TRANSFER_SIZE)
  42. return -EINVAL;
  43. ret = dm_i2c_read(dev, reg, buf, len);
  44. if (ret)
  45. printf("read error from device: %p register: %#x!", dev, reg);
  46. buff[0] = buf[2];
  47. buff[1] = buf[1];
  48. buff[2] = buf[0];
  49. return ret;
  50. }
  51. static int mc34708_probe(struct udevice *dev)
  52. {
  53. struct uc_pmic_priv *priv = dev_get_uclass_priv(dev);
  54. priv->trans_len = MC34708_TRANSFER_SIZE;
  55. /*
  56. * Handle PMIC Errata 37: APS mode not fully functional,
  57. * use explicit PWM or PFM instead
  58. */
  59. pmic_clrsetbits(dev, MC34708_REG_SW12_OPMODE,
  60. MC34708_SW1AMODE_MASK | MC34708_SW2MODE_MASK,
  61. SW_MODE_PWMPWM | (SW_MODE_PWMPWM << 14u));
  62. pmic_clrsetbits(dev, MC34708_REG_SW345_OPMODE,
  63. MC34708_SW3MODE_MASK | MC34708_SW4AMODE_MASK |
  64. MC34708_SW4BMODE_MASK | MC34708_SW5MODE_MASK,
  65. SW_MODE_PWMPWM | (SW_MODE_PWMPWM << 6u) |
  66. (SW_MODE_PWMPWM << 12u) | (SW_MODE_PWMPWM << 18u));
  67. return 0;
  68. }
  69. static struct dm_pmic_ops mc34708_ops = {
  70. .reg_count = mc34708_reg_count,
  71. .read = mc34708_read,
  72. .write = mc34708_write,
  73. };
  74. static const struct udevice_id mc34708_ids[] = {
  75. { .compatible = "fsl,mc34708" },
  76. { }
  77. };
  78. U_BOOT_DRIVER(pmic_mc34708) = {
  79. .name = "mc34708_pmic",
  80. .id = UCLASS_PMIC,
  81. .of_match = mc34708_ids,
  82. .probe = mc34708_probe,
  83. .ops = &mc34708_ops,
  84. };