rk8xx.c 9.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2015 Google, Inc
  4. * Written by Simon Glass <sjg@chromium.org>
  5. *
  6. * Based on Rockchip's drivers/power/pmic/pmic_rk808.c:
  7. * Copyright (C) 2012 rockchips
  8. * zyw <zyw@rock-chips.com>
  9. */
  10. #include <common.h>
  11. #include <dm.h>
  12. #include <errno.h>
  13. #include <power/rk8xx_pmic.h>
  14. #include <power/pmic.h>
  15. #include <power/regulator.h>
  16. #ifndef CONFIG_SPL_BUILD
  17. #define ENABLE_DRIVER
  18. #endif
  19. /* Field Definitions */
  20. #define RK808_BUCK_VSEL_MASK 0x3f
  21. #define RK808_BUCK4_VSEL_MASK 0xf
  22. #define RK808_LDO_VSEL_MASK 0x1f
  23. #define RK818_BUCK_VSEL_MASK 0x3f
  24. #define RK818_BUCK4_VSEL_MASK 0x1f
  25. #define RK818_LDO_VSEL_MASK 0x1f
  26. #define RK818_LDO3_ON_VSEL_MASK 0xf
  27. #define RK818_BOOST_ON_VSEL_MASK 0xe0
  28. #define RK818_USB_ILIM_SEL_MASK 0x0f
  29. #define RK818_USB_CHG_SD_VSEL_MASK 0x70
  30. struct rk8xx_reg_info {
  31. uint min_uv;
  32. uint step_uv;
  33. s8 vsel_reg;
  34. u8 vsel_mask;
  35. };
  36. static const struct rk8xx_reg_info rk808_buck[] = {
  37. { 712500, 12500, REG_BUCK1_ON_VSEL, RK808_BUCK_VSEL_MASK, },
  38. { 712500, 12500, REG_BUCK2_ON_VSEL, RK808_BUCK_VSEL_MASK, },
  39. { 712500, 12500, -1, RK808_BUCK_VSEL_MASK, },
  40. { 1800000, 100000, REG_BUCK4_ON_VSEL, RK808_BUCK4_VSEL_MASK, },
  41. };
  42. static const struct rk8xx_reg_info rk818_buck[] = {
  43. { 712500, 12500, REG_BUCK1_ON_VSEL, RK818_BUCK_VSEL_MASK, },
  44. { 712500, 12500, REG_BUCK2_ON_VSEL, RK818_BUCK_VSEL_MASK, },
  45. { 712500, 12500, -1, RK818_BUCK_VSEL_MASK, },
  46. { 1800000, 100000, REG_BUCK4_ON_VSEL, RK818_BUCK4_VSEL_MASK, },
  47. };
  48. #ifdef ENABLE_DRIVER
  49. static const struct rk8xx_reg_info rk808_ldo[] = {
  50. { 1800000, 100000, REG_LDO1_ON_VSEL, RK808_LDO_VSEL_MASK, },
  51. { 1800000, 100000, REG_LDO2_ON_VSEL, RK808_LDO_VSEL_MASK, },
  52. { 800000, 100000, REG_LDO3_ON_VSEL, RK808_BUCK4_VSEL_MASK, },
  53. { 1800000, 100000, REG_LDO4_ON_VSEL, RK808_LDO_VSEL_MASK, },
  54. { 1800000, 100000, REG_LDO5_ON_VSEL, RK808_LDO_VSEL_MASK, },
  55. { 800000, 100000, REG_LDO6_ON_VSEL, RK808_LDO_VSEL_MASK, },
  56. { 800000, 100000, REG_LDO7_ON_VSEL, RK808_LDO_VSEL_MASK, },
  57. { 1800000, 100000, REG_LDO8_ON_VSEL, RK808_LDO_VSEL_MASK, },
  58. };
  59. static const struct rk8xx_reg_info rk818_ldo[] = {
  60. { 1800000, 100000, REG_LDO1_ON_VSEL, RK818_LDO_VSEL_MASK, },
  61. { 1800000, 100000, REG_LDO2_ON_VSEL, RK818_LDO_VSEL_MASK, },
  62. { 800000, 100000, REG_LDO3_ON_VSEL, RK818_LDO3_ON_VSEL_MASK, },
  63. { 1800000, 100000, REG_LDO4_ON_VSEL, RK818_LDO_VSEL_MASK, },
  64. { 1800000, 100000, REG_LDO5_ON_VSEL, RK818_LDO_VSEL_MASK, },
  65. { 800000, 100000, REG_LDO6_ON_VSEL, RK818_LDO_VSEL_MASK, },
  66. { 800000, 100000, REG_LDO7_ON_VSEL, RK818_LDO_VSEL_MASK, },
  67. { 1800000, 100000, REG_LDO8_ON_VSEL, RK818_LDO_VSEL_MASK, },
  68. };
  69. #endif
  70. static const u16 rk818_chrg_cur_input_array[] = {
  71. 450, 800, 850, 1000, 1250, 1500, 1750, 2000, 2250, 2500, 2750, 3000
  72. };
  73. static const uint rk818_chrg_shutdown_vsel_array[] = {
  74. 2780000, 2850000, 2920000, 2990000, 3060000, 3130000, 3190000, 3260000
  75. };
  76. static const struct rk8xx_reg_info *get_buck_reg(struct udevice *pmic,
  77. int num)
  78. {
  79. struct rk8xx_priv *priv = dev_get_priv(pmic);
  80. switch (priv->variant) {
  81. case RK818_ID:
  82. return &rk818_buck[num];
  83. default:
  84. return &rk808_buck[num];
  85. }
  86. }
  87. static int _buck_set_value(struct udevice *pmic, int buck, int uvolt)
  88. {
  89. const struct rk8xx_reg_info *info = get_buck_reg(pmic, buck - 1);
  90. int mask = info->vsel_mask;
  91. int val;
  92. if (info->vsel_reg == -1)
  93. return -ENOSYS;
  94. val = (uvolt - info->min_uv) / info->step_uv;
  95. debug("%s: reg=%x, mask=%x, val=%x\n", __func__, info->vsel_reg, mask,
  96. val);
  97. return pmic_clrsetbits(pmic, info->vsel_reg, mask, val);
  98. }
  99. static int _buck_set_enable(struct udevice *pmic, int buck, bool enable)
  100. {
  101. uint mask;
  102. int ret;
  103. buck--;
  104. mask = 1 << buck;
  105. if (enable) {
  106. ret = pmic_clrsetbits(pmic, REG_DCDC_ILMAX, 0, 3 << (buck * 2));
  107. if (ret)
  108. return ret;
  109. ret = pmic_clrsetbits(pmic, REG_DCDC_UV_ACT, 1 << buck, 0);
  110. if (ret)
  111. return ret;
  112. }
  113. return pmic_clrsetbits(pmic, REG_DCDC_EN, mask, enable ? mask : 0);
  114. }
  115. #ifdef ENABLE_DRIVER
  116. static const struct rk8xx_reg_info *get_ldo_reg(struct udevice *pmic,
  117. int num)
  118. {
  119. struct rk8xx_priv *priv = dev_get_priv(pmic);
  120. switch (priv->variant) {
  121. case RK818_ID:
  122. return &rk818_ldo[num];
  123. default:
  124. return &rk808_ldo[num];
  125. }
  126. }
  127. static int buck_get_value(struct udevice *dev)
  128. {
  129. int buck = dev->driver_data - 1;
  130. const struct rk8xx_reg_info *info = get_buck_reg(dev->parent, buck);
  131. int mask = info->vsel_mask;
  132. int ret, val;
  133. if (info->vsel_reg == -1)
  134. return -ENOSYS;
  135. ret = pmic_reg_read(dev->parent, info->vsel_reg);
  136. if (ret < 0)
  137. return ret;
  138. val = ret & mask;
  139. return info->min_uv + val * info->step_uv;
  140. }
  141. static int buck_set_value(struct udevice *dev, int uvolt)
  142. {
  143. int buck = dev->driver_data;
  144. return _buck_set_value(dev->parent, buck, uvolt);
  145. }
  146. static int buck_set_enable(struct udevice *dev, bool enable)
  147. {
  148. int buck = dev->driver_data;
  149. return _buck_set_enable(dev->parent, buck, enable);
  150. }
  151. static int buck_get_enable(struct udevice *dev)
  152. {
  153. int buck = dev->driver_data - 1;
  154. int ret;
  155. uint mask;
  156. mask = 1 << buck;
  157. ret = pmic_reg_read(dev->parent, REG_DCDC_EN);
  158. if (ret < 0)
  159. return ret;
  160. return ret & mask ? true : false;
  161. }
  162. static int ldo_get_value(struct udevice *dev)
  163. {
  164. int ldo = dev->driver_data - 1;
  165. const struct rk8xx_reg_info *info = get_ldo_reg(dev->parent, ldo);
  166. int mask = info->vsel_mask;
  167. int ret, val;
  168. if (info->vsel_reg == -1)
  169. return -ENOSYS;
  170. ret = pmic_reg_read(dev->parent, info->vsel_reg);
  171. if (ret < 0)
  172. return ret;
  173. val = ret & mask;
  174. return info->min_uv + val * info->step_uv;
  175. }
  176. static int ldo_set_value(struct udevice *dev, int uvolt)
  177. {
  178. int ldo = dev->driver_data - 1;
  179. const struct rk8xx_reg_info *info = get_ldo_reg(dev->parent, ldo);
  180. int mask = info->vsel_mask;
  181. int val;
  182. if (info->vsel_reg == -1)
  183. return -ENOSYS;
  184. val = (uvolt - info->min_uv) / info->step_uv;
  185. debug("%s: reg=%x, mask=%x, val=%x\n", __func__, info->vsel_reg, mask,
  186. val);
  187. return pmic_clrsetbits(dev->parent, info->vsel_reg, mask, val);
  188. }
  189. static int ldo_set_enable(struct udevice *dev, bool enable)
  190. {
  191. int ldo = dev->driver_data - 1;
  192. uint mask;
  193. mask = 1 << ldo;
  194. return pmic_clrsetbits(dev->parent, REG_LDO_EN, mask,
  195. enable ? mask : 0);
  196. }
  197. static int ldo_get_enable(struct udevice *dev)
  198. {
  199. int ldo = dev->driver_data - 1;
  200. int ret;
  201. uint mask;
  202. mask = 1 << ldo;
  203. ret = pmic_reg_read(dev->parent, REG_LDO_EN);
  204. if (ret < 0)
  205. return ret;
  206. return ret & mask ? true : false;
  207. }
  208. static int switch_set_enable(struct udevice *dev, bool enable)
  209. {
  210. int sw = dev->driver_data - 1;
  211. uint mask;
  212. mask = 1 << (sw + 5);
  213. return pmic_clrsetbits(dev->parent, REG_DCDC_EN, mask,
  214. enable ? mask : 0);
  215. }
  216. static int switch_get_enable(struct udevice *dev)
  217. {
  218. int sw = dev->driver_data - 1;
  219. int ret;
  220. uint mask;
  221. mask = 1 << (sw + 5);
  222. ret = pmic_reg_read(dev->parent, REG_DCDC_EN);
  223. if (ret < 0)
  224. return ret;
  225. return ret & mask ? true : false;
  226. }
  227. static int rk8xx_buck_probe(struct udevice *dev)
  228. {
  229. struct dm_regulator_uclass_platdata *uc_pdata;
  230. uc_pdata = dev_get_uclass_platdata(dev);
  231. uc_pdata->type = REGULATOR_TYPE_BUCK;
  232. uc_pdata->mode_count = 0;
  233. return 0;
  234. }
  235. static int rk8xx_ldo_probe(struct udevice *dev)
  236. {
  237. struct dm_regulator_uclass_platdata *uc_pdata;
  238. uc_pdata = dev_get_uclass_platdata(dev);
  239. uc_pdata->type = REGULATOR_TYPE_LDO;
  240. uc_pdata->mode_count = 0;
  241. return 0;
  242. }
  243. static int rk8xx_switch_probe(struct udevice *dev)
  244. {
  245. struct dm_regulator_uclass_platdata *uc_pdata;
  246. uc_pdata = dev_get_uclass_platdata(dev);
  247. uc_pdata->type = REGULATOR_TYPE_FIXED;
  248. uc_pdata->mode_count = 0;
  249. return 0;
  250. }
  251. static const struct dm_regulator_ops rk8xx_buck_ops = {
  252. .get_value = buck_get_value,
  253. .set_value = buck_set_value,
  254. .get_enable = buck_get_enable,
  255. .set_enable = buck_set_enable,
  256. };
  257. static const struct dm_regulator_ops rk8xx_ldo_ops = {
  258. .get_value = ldo_get_value,
  259. .set_value = ldo_set_value,
  260. .get_enable = ldo_get_enable,
  261. .set_enable = ldo_set_enable,
  262. };
  263. static const struct dm_regulator_ops rk8xx_switch_ops = {
  264. .get_enable = switch_get_enable,
  265. .set_enable = switch_set_enable,
  266. };
  267. U_BOOT_DRIVER(rk8xx_buck) = {
  268. .name = "rk8xx_buck",
  269. .id = UCLASS_REGULATOR,
  270. .ops = &rk8xx_buck_ops,
  271. .probe = rk8xx_buck_probe,
  272. };
  273. U_BOOT_DRIVER(rk8xx_ldo) = {
  274. .name = "rk8xx_ldo",
  275. .id = UCLASS_REGULATOR,
  276. .ops = &rk8xx_ldo_ops,
  277. .probe = rk8xx_ldo_probe,
  278. };
  279. U_BOOT_DRIVER(rk8xx_switch) = {
  280. .name = "rk8xx_switch",
  281. .id = UCLASS_REGULATOR,
  282. .ops = &rk8xx_switch_ops,
  283. .probe = rk8xx_switch_probe,
  284. };
  285. #endif
  286. int rk8xx_spl_configure_buck(struct udevice *pmic, int buck, int uvolt)
  287. {
  288. int ret;
  289. ret = _buck_set_value(pmic, buck, uvolt);
  290. if (ret)
  291. return ret;
  292. return _buck_set_enable(pmic, buck, true);
  293. }
  294. int rk818_spl_configure_usb_input_current(struct udevice *pmic, int current_ma)
  295. {
  296. uint i;
  297. for (i = 0; i < ARRAY_SIZE(rk818_chrg_cur_input_array); i++)
  298. if (current_ma <= rk818_chrg_cur_input_array[i])
  299. break;
  300. return pmic_clrsetbits(pmic, REG_USB_CTRL, RK818_USB_ILIM_SEL_MASK, i);
  301. }
  302. int rk818_spl_configure_usb_chrg_shutdown(struct udevice *pmic, int uvolt)
  303. {
  304. uint i;
  305. for (i = 0; i < ARRAY_SIZE(rk818_chrg_shutdown_vsel_array); i++)
  306. if (uvolt <= rk818_chrg_shutdown_vsel_array[i])
  307. break;
  308. return pmic_clrsetbits(pmic, REG_USB_CTRL, RK818_USB_CHG_SD_VSEL_MASK,
  309. i);
  310. }