hisax_fcpcipnp.c 25 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024
  1. /*
  2. * Driver for AVM Fritz!PCI, Fritz!PCI v2, Fritz!PnP ISDN cards
  3. *
  4. * Author Kai Germaschewski
  5. * Copyright 2001 by Kai Germaschewski <kai.germaschewski@gmx.de>
  6. * 2001 by Karsten Keil <keil@isdn4linux.de>
  7. *
  8. * based upon Karsten Keil's original avm_pci.c driver
  9. *
  10. * This software may be used and distributed according to the terms
  11. * of the GNU General Public License, incorporated herein by reference.
  12. *
  13. * Thanks to Wizard Computersysteme GmbH, Bremervoerde and
  14. * SoHaNet Technology GmbH, Berlin
  15. * for supporting the development of this driver
  16. */
  17. /* TODO:
  18. *
  19. * o POWER PC
  20. * o clean up debugging
  21. * o tx_skb at PH_DEACTIVATE time
  22. */
  23. #include <linux/module.h>
  24. #include <linux/init.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/pci.h>
  27. #include <linux/isapnp.h>
  28. #include <linux/kmod.h>
  29. #include <linux/slab.h>
  30. #include <linux/skbuff.h>
  31. #include <linux/netdevice.h>
  32. #include <linux/delay.h>
  33. #include <asm/io.h>
  34. #include "hisax_fcpcipnp.h"
  35. // debugging cruft
  36. #define __debug_variable debug
  37. #include "hisax_debug.h"
  38. #ifdef CONFIG_HISAX_DEBUG
  39. static int debug = 0;
  40. /* static int hdlcfifosize = 32; */
  41. module_param(debug, int, 0);
  42. /* module_param(hdlcfifosize, int, 0); */
  43. #endif
  44. MODULE_AUTHOR("Kai Germaschewski <kai.germaschewski@gmx.de>/Karsten Keil <kkeil@suse.de>");
  45. MODULE_DESCRIPTION("AVM Fritz!PCI/PnP ISDN driver");
  46. static const struct pci_device_id fcpci_ids[] = {
  47. { .vendor = PCI_VENDOR_ID_AVM,
  48. .device = PCI_DEVICE_ID_AVM_A1,
  49. .subvendor = PCI_ANY_ID,
  50. .subdevice = PCI_ANY_ID,
  51. .driver_data = (unsigned long) "Fritz!Card PCI",
  52. },
  53. { .vendor = PCI_VENDOR_ID_AVM,
  54. .device = PCI_DEVICE_ID_AVM_A1_V2,
  55. .subvendor = PCI_ANY_ID,
  56. .subdevice = PCI_ANY_ID,
  57. .driver_data = (unsigned long) "Fritz!Card PCI v2" },
  58. {}
  59. };
  60. MODULE_DEVICE_TABLE(pci, fcpci_ids);
  61. #ifdef CONFIG_PNP
  62. static struct pnp_device_id fcpnp_ids[] = {
  63. {
  64. .id = "AVM0900",
  65. .driver_data = (unsigned long) "Fritz!Card PnP",
  66. },
  67. { .id = "" }
  68. };
  69. MODULE_DEVICE_TABLE(pnp, fcpnp_ids);
  70. #endif
  71. static int protocol = 2; /* EURO-ISDN Default */
  72. module_param(protocol, int, 0);
  73. MODULE_LICENSE("GPL");
  74. // ----------------------------------------------------------------------
  75. #define AVM_INDEX 0x04
  76. #define AVM_DATA 0x10
  77. #define AVM_IDX_HDLC_1 0x00
  78. #define AVM_IDX_HDLC_2 0x01
  79. #define AVM_IDX_ISAC_FIFO 0x02
  80. #define AVM_IDX_ISAC_REG_LOW 0x04
  81. #define AVM_IDX_ISAC_REG_HIGH 0x06
  82. #define AVM_STATUS0 0x02
  83. #define AVM_STATUS0_IRQ_ISAC 0x01
  84. #define AVM_STATUS0_IRQ_HDLC 0x02
  85. #define AVM_STATUS0_IRQ_TIMER 0x04
  86. #define AVM_STATUS0_IRQ_MASK 0x07
  87. #define AVM_STATUS0_RESET 0x01
  88. #define AVM_STATUS0_DIS_TIMER 0x02
  89. #define AVM_STATUS0_RES_TIMER 0x04
  90. #define AVM_STATUS0_ENA_IRQ 0x08
  91. #define AVM_STATUS0_TESTBIT 0x10
  92. #define AVM_STATUS1 0x03
  93. #define AVM_STATUS1_ENA_IOM 0x80
  94. #define HDLC_FIFO 0x0
  95. #define HDLC_STATUS 0x4
  96. #define HDLC_CTRL 0x4
  97. #define HDLC_MODE_ITF_FLG 0x01
  98. #define HDLC_MODE_TRANS 0x02
  99. #define HDLC_MODE_CCR_7 0x04
  100. #define HDLC_MODE_CCR_16 0x08
  101. #define HDLC_MODE_TESTLOOP 0x80
  102. #define HDLC_INT_XPR 0x80
  103. #define HDLC_INT_XDU 0x40
  104. #define HDLC_INT_RPR 0x20
  105. #define HDLC_INT_MASK 0xE0
  106. #define HDLC_STAT_RME 0x01
  107. #define HDLC_STAT_RDO 0x10
  108. #define HDLC_STAT_CRCVFRRAB 0x0E
  109. #define HDLC_STAT_CRCVFR 0x06
  110. #define HDLC_STAT_RML_MASK 0xff00
  111. #define HDLC_CMD_XRS 0x80
  112. #define HDLC_CMD_XME 0x01
  113. #define HDLC_CMD_RRS 0x20
  114. #define HDLC_CMD_XML_MASK 0xff00
  115. #define AVM_HDLC_FIFO_1 0x10
  116. #define AVM_HDLC_FIFO_2 0x18
  117. #define AVM_HDLC_STATUS_1 0x14
  118. #define AVM_HDLC_STATUS_2 0x1c
  119. #define AVM_ISACSX_INDEX 0x04
  120. #define AVM_ISACSX_DATA 0x08
  121. // ----------------------------------------------------------------------
  122. // Fritz!PCI
  123. static unsigned char fcpci_read_isac(struct isac *isac, unsigned char offset)
  124. {
  125. struct fritz_adapter *adapter = isac->priv;
  126. unsigned char idx = (offset > 0x2f) ?
  127. AVM_IDX_ISAC_REG_HIGH : AVM_IDX_ISAC_REG_LOW;
  128. unsigned char val;
  129. unsigned long flags;
  130. spin_lock_irqsave(&adapter->hw_lock, flags);
  131. outb(idx, adapter->io + AVM_INDEX);
  132. val = inb(adapter->io + AVM_DATA + (offset & 0xf));
  133. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  134. DBG(0x1000, " port %#x, value %#x",
  135. offset, val);
  136. return val;
  137. }
  138. static void fcpci_write_isac(struct isac *isac, unsigned char offset,
  139. unsigned char value)
  140. {
  141. struct fritz_adapter *adapter = isac->priv;
  142. unsigned char idx = (offset > 0x2f) ?
  143. AVM_IDX_ISAC_REG_HIGH : AVM_IDX_ISAC_REG_LOW;
  144. unsigned long flags;
  145. DBG(0x1000, " port %#x, value %#x",
  146. offset, value);
  147. spin_lock_irqsave(&adapter->hw_lock, flags);
  148. outb(idx, adapter->io + AVM_INDEX);
  149. outb(value, adapter->io + AVM_DATA + (offset & 0xf));
  150. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  151. }
  152. static void fcpci_read_isac_fifo(struct isac *isac, unsigned char *data,
  153. int size)
  154. {
  155. struct fritz_adapter *adapter = isac->priv;
  156. unsigned long flags;
  157. spin_lock_irqsave(&adapter->hw_lock, flags);
  158. outb(AVM_IDX_ISAC_FIFO, adapter->io + AVM_INDEX);
  159. insb(adapter->io + AVM_DATA, data, size);
  160. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  161. }
  162. static void fcpci_write_isac_fifo(struct isac *isac, unsigned char *data,
  163. int size)
  164. {
  165. struct fritz_adapter *adapter = isac->priv;
  166. unsigned long flags;
  167. spin_lock_irqsave(&adapter->hw_lock, flags);
  168. outb(AVM_IDX_ISAC_FIFO, adapter->io + AVM_INDEX);
  169. outsb(adapter->io + AVM_DATA, data, size);
  170. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  171. }
  172. static u32 fcpci_read_hdlc_status(struct fritz_adapter *adapter, int nr)
  173. {
  174. u32 val;
  175. int idx = nr ? AVM_IDX_HDLC_2 : AVM_IDX_HDLC_1;
  176. unsigned long flags;
  177. spin_lock_irqsave(&adapter->hw_lock, flags);
  178. outl(idx, adapter->io + AVM_INDEX);
  179. val = inl(adapter->io + AVM_DATA + HDLC_STATUS);
  180. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  181. return val;
  182. }
  183. static void __fcpci_write_ctrl(struct fritz_bcs *bcs, int which)
  184. {
  185. struct fritz_adapter *adapter = bcs->adapter;
  186. int idx = bcs->channel ? AVM_IDX_HDLC_2 : AVM_IDX_HDLC_1;
  187. DBG(0x40, "hdlc %c wr%x ctrl %x",
  188. 'A' + bcs->channel, which, bcs->ctrl.ctrl);
  189. outl(idx, adapter->io + AVM_INDEX);
  190. outl(bcs->ctrl.ctrl, adapter->io + AVM_DATA + HDLC_CTRL);
  191. }
  192. static void fcpci_write_ctrl(struct fritz_bcs *bcs, int which)
  193. {
  194. struct fritz_adapter *adapter = bcs->adapter;
  195. unsigned long flags;
  196. spin_lock_irqsave(&adapter->hw_lock, flags);
  197. __fcpci_write_ctrl(bcs, which);
  198. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  199. }
  200. // ----------------------------------------------------------------------
  201. // Fritz!PCI v2
  202. static unsigned char fcpci2_read_isac(struct isac *isac, unsigned char offset)
  203. {
  204. struct fritz_adapter *adapter = isac->priv;
  205. unsigned char val;
  206. unsigned long flags;
  207. spin_lock_irqsave(&adapter->hw_lock, flags);
  208. outl(offset, adapter->io + AVM_ISACSX_INDEX);
  209. val = inl(adapter->io + AVM_ISACSX_DATA);
  210. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  211. DBG(0x1000, " port %#x, value %#x",
  212. offset, val);
  213. return val;
  214. }
  215. static void fcpci2_write_isac(struct isac *isac, unsigned char offset,
  216. unsigned char value)
  217. {
  218. struct fritz_adapter *adapter = isac->priv;
  219. unsigned long flags;
  220. DBG(0x1000, " port %#x, value %#x",
  221. offset, value);
  222. spin_lock_irqsave(&adapter->hw_lock, flags);
  223. outl(offset, adapter->io + AVM_ISACSX_INDEX);
  224. outl(value, adapter->io + AVM_ISACSX_DATA);
  225. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  226. }
  227. static void fcpci2_read_isac_fifo(struct isac *isac, unsigned char *data,
  228. int size)
  229. {
  230. struct fritz_adapter *adapter = isac->priv;
  231. int i;
  232. unsigned long flags;
  233. spin_lock_irqsave(&adapter->hw_lock, flags);
  234. outl(0, adapter->io + AVM_ISACSX_INDEX);
  235. for (i = 0; i < size; i++)
  236. data[i] = inl(adapter->io + AVM_ISACSX_DATA);
  237. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  238. }
  239. static void fcpci2_write_isac_fifo(struct isac *isac, unsigned char *data,
  240. int size)
  241. {
  242. struct fritz_adapter *adapter = isac->priv;
  243. int i;
  244. unsigned long flags;
  245. spin_lock_irqsave(&adapter->hw_lock, flags);
  246. outl(0, adapter->io + AVM_ISACSX_INDEX);
  247. for (i = 0; i < size; i++)
  248. outl(data[i], adapter->io + AVM_ISACSX_DATA);
  249. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  250. }
  251. static u32 fcpci2_read_hdlc_status(struct fritz_adapter *adapter, int nr)
  252. {
  253. int offset = nr ? AVM_HDLC_STATUS_2 : AVM_HDLC_STATUS_1;
  254. return inl(adapter->io + offset);
  255. }
  256. static void fcpci2_write_ctrl(struct fritz_bcs *bcs, int which)
  257. {
  258. struct fritz_adapter *adapter = bcs->adapter;
  259. int offset = bcs->channel ? AVM_HDLC_STATUS_2 : AVM_HDLC_STATUS_1;
  260. DBG(0x40, "hdlc %c wr%x ctrl %x",
  261. 'A' + bcs->channel, which, bcs->ctrl.ctrl);
  262. outl(bcs->ctrl.ctrl, adapter->io + offset);
  263. }
  264. // ----------------------------------------------------------------------
  265. // Fritz!PnP (ISAC access as for Fritz!PCI)
  266. static u32 fcpnp_read_hdlc_status(struct fritz_adapter *adapter, int nr)
  267. {
  268. unsigned char idx = nr ? AVM_IDX_HDLC_2 : AVM_IDX_HDLC_1;
  269. u32 val;
  270. unsigned long flags;
  271. spin_lock_irqsave(&adapter->hw_lock, flags);
  272. outb(idx, adapter->io + AVM_INDEX);
  273. val = inb(adapter->io + AVM_DATA + HDLC_STATUS);
  274. if (val & HDLC_INT_RPR)
  275. val |= inb(adapter->io + AVM_DATA + HDLC_STATUS + 1) << 8;
  276. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  277. return val;
  278. }
  279. static void __fcpnp_write_ctrl(struct fritz_bcs *bcs, int which)
  280. {
  281. struct fritz_adapter *adapter = bcs->adapter;
  282. unsigned char idx = bcs->channel ? AVM_IDX_HDLC_2 : AVM_IDX_HDLC_1;
  283. DBG(0x40, "hdlc %c wr%x ctrl %x",
  284. 'A' + bcs->channel, which, bcs->ctrl.ctrl);
  285. outb(idx, adapter->io + AVM_INDEX);
  286. if (which & 4)
  287. outb(bcs->ctrl.sr.mode,
  288. adapter->io + AVM_DATA + HDLC_STATUS + 2);
  289. if (which & 2)
  290. outb(bcs->ctrl.sr.xml,
  291. adapter->io + AVM_DATA + HDLC_STATUS + 1);
  292. if (which & 1)
  293. outb(bcs->ctrl.sr.cmd,
  294. adapter->io + AVM_DATA + HDLC_STATUS + 0);
  295. }
  296. static void fcpnp_write_ctrl(struct fritz_bcs *bcs, int which)
  297. {
  298. struct fritz_adapter *adapter = bcs->adapter;
  299. unsigned long flags;
  300. spin_lock_irqsave(&adapter->hw_lock, flags);
  301. __fcpnp_write_ctrl(bcs, which);
  302. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  303. }
  304. // ----------------------------------------------------------------------
  305. static inline void B_L1L2(struct fritz_bcs *bcs, int pr, void *arg)
  306. {
  307. struct hisax_if *ifc = (struct hisax_if *) &bcs->b_if;
  308. DBG(2, "pr %#x", pr);
  309. ifc->l1l2(ifc, pr, arg);
  310. }
  311. static void hdlc_fill_fifo(struct fritz_bcs *bcs)
  312. {
  313. struct fritz_adapter *adapter = bcs->adapter;
  314. struct sk_buff *skb = bcs->tx_skb;
  315. int count;
  316. unsigned long flags;
  317. unsigned char *p;
  318. DBG(0x40, "hdlc_fill_fifo");
  319. BUG_ON(skb->len == 0);
  320. bcs->ctrl.sr.cmd &= ~HDLC_CMD_XME;
  321. if (bcs->tx_skb->len > bcs->fifo_size) {
  322. count = bcs->fifo_size;
  323. } else {
  324. count = bcs->tx_skb->len;
  325. if (bcs->mode != L1_MODE_TRANS)
  326. bcs->ctrl.sr.cmd |= HDLC_CMD_XME;
  327. }
  328. DBG(0x40, "hdlc_fill_fifo %d/%d", count, bcs->tx_skb->len);
  329. p = bcs->tx_skb->data;
  330. skb_pull(bcs->tx_skb, count);
  331. bcs->tx_cnt += count;
  332. bcs->ctrl.sr.xml = ((count == bcs->fifo_size) ? 0 : count);
  333. switch (adapter->type) {
  334. case AVM_FRITZ_PCI:
  335. spin_lock_irqsave(&adapter->hw_lock, flags);
  336. // sets the correct AVM_INDEX, too
  337. __fcpci_write_ctrl(bcs, 3);
  338. outsl(adapter->io + AVM_DATA + HDLC_FIFO,
  339. p, (count + 3) / 4);
  340. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  341. break;
  342. case AVM_FRITZ_PCIV2:
  343. fcpci2_write_ctrl(bcs, 3);
  344. outsl(adapter->io +
  345. (bcs->channel ? AVM_HDLC_FIFO_2 : AVM_HDLC_FIFO_1),
  346. p, (count + 3) / 4);
  347. break;
  348. case AVM_FRITZ_PNP:
  349. spin_lock_irqsave(&adapter->hw_lock, flags);
  350. // sets the correct AVM_INDEX, too
  351. __fcpnp_write_ctrl(bcs, 3);
  352. outsb(adapter->io + AVM_DATA, p, count);
  353. spin_unlock_irqrestore(&adapter->hw_lock, flags);
  354. break;
  355. }
  356. }
  357. static inline void hdlc_empty_fifo(struct fritz_bcs *bcs, int count)
  358. {
  359. struct fritz_adapter *adapter = bcs->adapter;
  360. unsigned char *p;
  361. unsigned char idx = bcs->channel ? AVM_IDX_HDLC_2 : AVM_IDX_HDLC_1;
  362. DBG(0x10, "hdlc_empty_fifo %d", count);
  363. if (bcs->rcvidx + count > HSCX_BUFMAX) {
  364. DBG(0x10, "hdlc_empty_fifo: incoming packet too large");
  365. return;
  366. }
  367. p = bcs->rcvbuf + bcs->rcvidx;
  368. bcs->rcvidx += count;
  369. switch (adapter->type) {
  370. case AVM_FRITZ_PCI:
  371. spin_lock(&adapter->hw_lock);
  372. outl(idx, adapter->io + AVM_INDEX);
  373. insl(adapter->io + AVM_DATA + HDLC_FIFO,
  374. p, (count + 3) / 4);
  375. spin_unlock(&adapter->hw_lock);
  376. break;
  377. case AVM_FRITZ_PCIV2:
  378. insl(adapter->io +
  379. (bcs->channel ? AVM_HDLC_FIFO_2 : AVM_HDLC_FIFO_1),
  380. p, (count + 3) / 4);
  381. break;
  382. case AVM_FRITZ_PNP:
  383. spin_lock(&adapter->hw_lock);
  384. outb(idx, adapter->io + AVM_INDEX);
  385. insb(adapter->io + AVM_DATA, p, count);
  386. spin_unlock(&adapter->hw_lock);
  387. break;
  388. }
  389. }
  390. static inline void hdlc_rpr_irq(struct fritz_bcs *bcs, u32 stat)
  391. {
  392. struct fritz_adapter *adapter = bcs->adapter;
  393. struct sk_buff *skb;
  394. int len;
  395. if (stat & HDLC_STAT_RDO) {
  396. DBG(0x10, "RDO");
  397. bcs->ctrl.sr.xml = 0;
  398. bcs->ctrl.sr.cmd |= HDLC_CMD_RRS;
  399. adapter->write_ctrl(bcs, 1);
  400. bcs->ctrl.sr.cmd &= ~HDLC_CMD_RRS;
  401. adapter->write_ctrl(bcs, 1);
  402. bcs->rcvidx = 0;
  403. return;
  404. }
  405. len = (stat & HDLC_STAT_RML_MASK) >> 8;
  406. if (len == 0)
  407. len = bcs->fifo_size;
  408. hdlc_empty_fifo(bcs, len);
  409. if ((stat & HDLC_STAT_RME) || (bcs->mode == L1_MODE_TRANS)) {
  410. if (((stat & HDLC_STAT_CRCVFRRAB) == HDLC_STAT_CRCVFR) ||
  411. (bcs->mode == L1_MODE_TRANS)) {
  412. skb = dev_alloc_skb(bcs->rcvidx);
  413. if (!skb) {
  414. printk(KERN_WARNING "HDLC: receive out of memory\n");
  415. } else {
  416. skb_put_data(skb, bcs->rcvbuf, bcs->rcvidx);
  417. DBG_SKB(1, skb);
  418. B_L1L2(bcs, PH_DATA | INDICATION, skb);
  419. }
  420. bcs->rcvidx = 0;
  421. } else {
  422. DBG(0x10, "ch%d invalid frame %#x",
  423. bcs->channel, stat);
  424. bcs->rcvidx = 0;
  425. }
  426. }
  427. }
  428. static inline void hdlc_xdu_irq(struct fritz_bcs *bcs)
  429. {
  430. struct fritz_adapter *adapter = bcs->adapter;
  431. /* Here we lost an TX interrupt, so
  432. * restart transmitting the whole frame.
  433. */
  434. bcs->ctrl.sr.xml = 0;
  435. bcs->ctrl.sr.cmd |= HDLC_CMD_XRS;
  436. adapter->write_ctrl(bcs, 1);
  437. bcs->ctrl.sr.cmd &= ~HDLC_CMD_XRS;
  438. if (!bcs->tx_skb) {
  439. DBG(0x10, "XDU without skb");
  440. adapter->write_ctrl(bcs, 1);
  441. return;
  442. }
  443. /* only hdlc restarts the frame, transparent mode must continue */
  444. if (bcs->mode == L1_MODE_HDLC) {
  445. skb_push(bcs->tx_skb, bcs->tx_cnt);
  446. bcs->tx_cnt = 0;
  447. }
  448. }
  449. static inline void hdlc_xpr_irq(struct fritz_bcs *bcs)
  450. {
  451. struct sk_buff *skb;
  452. skb = bcs->tx_skb;
  453. if (!skb)
  454. return;
  455. if (skb->len) {
  456. hdlc_fill_fifo(bcs);
  457. return;
  458. }
  459. bcs->tx_cnt = 0;
  460. bcs->tx_skb = NULL;
  461. B_L1L2(bcs, PH_DATA | CONFIRM, (void *)(unsigned long)skb->truesize);
  462. dev_kfree_skb_irq(skb);
  463. }
  464. static void hdlc_irq_one(struct fritz_bcs *bcs, u32 stat)
  465. {
  466. DBG(0x10, "ch%d stat %#x", bcs->channel, stat);
  467. if (stat & HDLC_INT_RPR) {
  468. DBG(0x10, "RPR");
  469. hdlc_rpr_irq(bcs, stat);
  470. }
  471. if (stat & HDLC_INT_XDU) {
  472. DBG(0x10, "XDU");
  473. hdlc_xdu_irq(bcs);
  474. hdlc_xpr_irq(bcs);
  475. return;
  476. }
  477. if (stat & HDLC_INT_XPR) {
  478. DBG(0x10, "XPR");
  479. hdlc_xpr_irq(bcs);
  480. }
  481. }
  482. static inline void hdlc_irq(struct fritz_adapter *adapter)
  483. {
  484. int nr;
  485. u32 stat;
  486. for (nr = 0; nr < 2; nr++) {
  487. stat = adapter->read_hdlc_status(adapter, nr);
  488. DBG(0x10, "HDLC %c stat %#x", 'A' + nr, stat);
  489. if (stat & HDLC_INT_MASK)
  490. hdlc_irq_one(&adapter->bcs[nr], stat);
  491. }
  492. }
  493. static void modehdlc(struct fritz_bcs *bcs, int mode)
  494. {
  495. struct fritz_adapter *adapter = bcs->adapter;
  496. DBG(0x40, "hdlc %c mode %d --> %d",
  497. 'A' + bcs->channel, bcs->mode, mode);
  498. if (bcs->mode == mode)
  499. return;
  500. bcs->fifo_size = 32;
  501. bcs->ctrl.ctrl = 0;
  502. bcs->ctrl.sr.cmd = HDLC_CMD_XRS | HDLC_CMD_RRS;
  503. switch (mode) {
  504. case L1_MODE_NULL:
  505. bcs->ctrl.sr.mode = HDLC_MODE_TRANS;
  506. adapter->write_ctrl(bcs, 5);
  507. break;
  508. case L1_MODE_TRANS:
  509. case L1_MODE_HDLC:
  510. bcs->rcvidx = 0;
  511. bcs->tx_cnt = 0;
  512. bcs->tx_skb = NULL;
  513. if (mode == L1_MODE_TRANS) {
  514. bcs->ctrl.sr.mode = HDLC_MODE_TRANS;
  515. } else {
  516. bcs->ctrl.sr.mode = HDLC_MODE_ITF_FLG;
  517. }
  518. adapter->write_ctrl(bcs, 5);
  519. bcs->ctrl.sr.cmd = HDLC_CMD_XRS;
  520. adapter->write_ctrl(bcs, 1);
  521. bcs->ctrl.sr.cmd = 0;
  522. break;
  523. }
  524. bcs->mode = mode;
  525. }
  526. static void fritz_b_l2l1(struct hisax_if *ifc, int pr, void *arg)
  527. {
  528. struct fritz_bcs *bcs = ifc->priv;
  529. struct sk_buff *skb = arg;
  530. int mode;
  531. DBG(0x10, "pr %#x", pr);
  532. switch (pr) {
  533. case PH_DATA | REQUEST:
  534. BUG_ON(bcs->tx_skb);
  535. bcs->tx_skb = skb;
  536. DBG_SKB(1, skb);
  537. hdlc_fill_fifo(bcs);
  538. break;
  539. case PH_ACTIVATE | REQUEST:
  540. mode = (long) arg;
  541. DBG(4, "B%d,PH_ACTIVATE_REQUEST %d", bcs->channel + 1, mode);
  542. modehdlc(bcs, mode);
  543. B_L1L2(bcs, PH_ACTIVATE | INDICATION, NULL);
  544. break;
  545. case PH_DEACTIVATE | REQUEST:
  546. DBG(4, "B%d,PH_DEACTIVATE_REQUEST", bcs->channel + 1);
  547. modehdlc(bcs, L1_MODE_NULL);
  548. B_L1L2(bcs, PH_DEACTIVATE | INDICATION, NULL);
  549. break;
  550. }
  551. }
  552. // ----------------------------------------------------------------------
  553. static irqreturn_t
  554. fcpci2_irq(int intno, void *dev)
  555. {
  556. struct fritz_adapter *adapter = dev;
  557. unsigned char val;
  558. val = inb(adapter->io + AVM_STATUS0);
  559. if (!(val & AVM_STATUS0_IRQ_MASK))
  560. /* hopefully a shared IRQ reqest */
  561. return IRQ_NONE;
  562. DBG(2, "STATUS0 %#x", val);
  563. if (val & AVM_STATUS0_IRQ_ISAC)
  564. isacsx_irq(&adapter->isac);
  565. if (val & AVM_STATUS0_IRQ_HDLC)
  566. hdlc_irq(adapter);
  567. if (val & AVM_STATUS0_IRQ_ISAC)
  568. isacsx_irq(&adapter->isac);
  569. return IRQ_HANDLED;
  570. }
  571. static irqreturn_t
  572. fcpci_irq(int intno, void *dev)
  573. {
  574. struct fritz_adapter *adapter = dev;
  575. unsigned char sval;
  576. sval = inb(adapter->io + 2);
  577. if ((sval & AVM_STATUS0_IRQ_MASK) == AVM_STATUS0_IRQ_MASK)
  578. /* possibly a shared IRQ reqest */
  579. return IRQ_NONE;
  580. DBG(2, "sval %#x", sval);
  581. if (!(sval & AVM_STATUS0_IRQ_ISAC))
  582. isac_irq(&adapter->isac);
  583. if (!(sval & AVM_STATUS0_IRQ_HDLC))
  584. hdlc_irq(adapter);
  585. return IRQ_HANDLED;
  586. }
  587. // ----------------------------------------------------------------------
  588. static inline void fcpci2_init(struct fritz_adapter *adapter)
  589. {
  590. outb(AVM_STATUS0_RES_TIMER, adapter->io + AVM_STATUS0);
  591. outb(AVM_STATUS0_ENA_IRQ, adapter->io + AVM_STATUS0);
  592. }
  593. static inline void fcpci_init(struct fritz_adapter *adapter)
  594. {
  595. outb(AVM_STATUS0_DIS_TIMER | AVM_STATUS0_RES_TIMER |
  596. AVM_STATUS0_ENA_IRQ, adapter->io + AVM_STATUS0);
  597. outb(AVM_STATUS1_ENA_IOM | adapter->irq,
  598. adapter->io + AVM_STATUS1);
  599. mdelay(10);
  600. }
  601. // ----------------------------------------------------------------------
  602. static int fcpcipnp_setup(struct fritz_adapter *adapter)
  603. {
  604. u32 val = 0;
  605. int retval;
  606. DBG(1, "");
  607. isac_init(&adapter->isac); // FIXME is this okay now
  608. retval = -EBUSY;
  609. if (!request_region(adapter->io, 32, "fcpcipnp"))
  610. goto err;
  611. switch (adapter->type) {
  612. case AVM_FRITZ_PCIV2:
  613. case AVM_FRITZ_PCI:
  614. val = inl(adapter->io);
  615. break;
  616. case AVM_FRITZ_PNP:
  617. val = inb(adapter->io);
  618. val |= inb(adapter->io + 1) << 8;
  619. break;
  620. }
  621. DBG(1, "stat %#x Class %X Rev %d",
  622. val, val & 0xff, (val >> 8) & 0xff);
  623. spin_lock_init(&adapter->hw_lock);
  624. adapter->isac.priv = adapter;
  625. switch (adapter->type) {
  626. case AVM_FRITZ_PCIV2:
  627. adapter->isac.read_isac = &fcpci2_read_isac;
  628. adapter->isac.write_isac = &fcpci2_write_isac;
  629. adapter->isac.read_isac_fifo = &fcpci2_read_isac_fifo;
  630. adapter->isac.write_isac_fifo = &fcpci2_write_isac_fifo;
  631. adapter->read_hdlc_status = &fcpci2_read_hdlc_status;
  632. adapter->write_ctrl = &fcpci2_write_ctrl;
  633. break;
  634. case AVM_FRITZ_PCI:
  635. adapter->isac.read_isac = &fcpci_read_isac;
  636. adapter->isac.write_isac = &fcpci_write_isac;
  637. adapter->isac.read_isac_fifo = &fcpci_read_isac_fifo;
  638. adapter->isac.write_isac_fifo = &fcpci_write_isac_fifo;
  639. adapter->read_hdlc_status = &fcpci_read_hdlc_status;
  640. adapter->write_ctrl = &fcpci_write_ctrl;
  641. break;
  642. case AVM_FRITZ_PNP:
  643. adapter->isac.read_isac = &fcpci_read_isac;
  644. adapter->isac.write_isac = &fcpci_write_isac;
  645. adapter->isac.read_isac_fifo = &fcpci_read_isac_fifo;
  646. adapter->isac.write_isac_fifo = &fcpci_write_isac_fifo;
  647. adapter->read_hdlc_status = &fcpnp_read_hdlc_status;
  648. adapter->write_ctrl = &fcpnp_write_ctrl;
  649. break;
  650. }
  651. // Reset
  652. outb(0, adapter->io + AVM_STATUS0);
  653. mdelay(10);
  654. outb(AVM_STATUS0_RESET, adapter->io + AVM_STATUS0);
  655. mdelay(10);
  656. outb(0, adapter->io + AVM_STATUS0);
  657. mdelay(10);
  658. switch (adapter->type) {
  659. case AVM_FRITZ_PCIV2:
  660. retval = request_irq(adapter->irq, fcpci2_irq, IRQF_SHARED,
  661. "fcpcipnp", adapter);
  662. break;
  663. case AVM_FRITZ_PCI:
  664. retval = request_irq(adapter->irq, fcpci_irq, IRQF_SHARED,
  665. "fcpcipnp", adapter);
  666. break;
  667. case AVM_FRITZ_PNP:
  668. retval = request_irq(adapter->irq, fcpci_irq, 0,
  669. "fcpcipnp", adapter);
  670. break;
  671. }
  672. if (retval)
  673. goto err_region;
  674. switch (adapter->type) {
  675. case AVM_FRITZ_PCIV2:
  676. fcpci2_init(adapter);
  677. isacsx_setup(&adapter->isac);
  678. break;
  679. case AVM_FRITZ_PCI:
  680. case AVM_FRITZ_PNP:
  681. fcpci_init(adapter);
  682. isac_setup(&adapter->isac);
  683. break;
  684. }
  685. val = adapter->read_hdlc_status(adapter, 0);
  686. DBG(0x20, "HDLC A STA %x", val);
  687. val = adapter->read_hdlc_status(adapter, 1);
  688. DBG(0x20, "HDLC B STA %x", val);
  689. adapter->bcs[0].mode = -1;
  690. adapter->bcs[1].mode = -1;
  691. modehdlc(&adapter->bcs[0], L1_MODE_NULL);
  692. modehdlc(&adapter->bcs[1], L1_MODE_NULL);
  693. return 0;
  694. err_region:
  695. release_region(adapter->io, 32);
  696. err:
  697. return retval;
  698. }
  699. static void fcpcipnp_release(struct fritz_adapter *adapter)
  700. {
  701. DBG(1, "");
  702. outb(0, adapter->io + AVM_STATUS0);
  703. free_irq(adapter->irq, adapter);
  704. release_region(adapter->io, 32);
  705. }
  706. // ----------------------------------------------------------------------
  707. static struct fritz_adapter *new_adapter(void)
  708. {
  709. struct fritz_adapter *adapter;
  710. struct hisax_b_if *b_if[2];
  711. int i;
  712. adapter = kzalloc(sizeof(struct fritz_adapter), GFP_KERNEL);
  713. if (!adapter)
  714. return NULL;
  715. adapter->isac.hisax_d_if.owner = THIS_MODULE;
  716. adapter->isac.hisax_d_if.ifc.priv = &adapter->isac;
  717. adapter->isac.hisax_d_if.ifc.l2l1 = isac_d_l2l1;
  718. for (i = 0; i < 2; i++) {
  719. adapter->bcs[i].adapter = adapter;
  720. adapter->bcs[i].channel = i;
  721. adapter->bcs[i].b_if.ifc.priv = &adapter->bcs[i];
  722. adapter->bcs[i].b_if.ifc.l2l1 = fritz_b_l2l1;
  723. }
  724. for (i = 0; i < 2; i++)
  725. b_if[i] = &adapter->bcs[i].b_if;
  726. if (hisax_register(&adapter->isac.hisax_d_if, b_if, "fcpcipnp",
  727. protocol) != 0) {
  728. kfree(adapter);
  729. adapter = NULL;
  730. }
  731. return adapter;
  732. }
  733. static void delete_adapter(struct fritz_adapter *adapter)
  734. {
  735. hisax_unregister(&adapter->isac.hisax_d_if);
  736. kfree(adapter);
  737. }
  738. static int fcpci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  739. {
  740. struct fritz_adapter *adapter;
  741. int retval;
  742. retval = -ENOMEM;
  743. adapter = new_adapter();
  744. if (!adapter)
  745. goto err;
  746. pci_set_drvdata(pdev, adapter);
  747. if (pdev->device == PCI_DEVICE_ID_AVM_A1_V2)
  748. adapter->type = AVM_FRITZ_PCIV2;
  749. else
  750. adapter->type = AVM_FRITZ_PCI;
  751. retval = pci_enable_device(pdev);
  752. if (retval)
  753. goto err_free;
  754. adapter->io = pci_resource_start(pdev, 1);
  755. adapter->irq = pdev->irq;
  756. printk(KERN_INFO "hisax_fcpcipnp: found adapter %s at %s\n",
  757. (char *) ent->driver_data, pci_name(pdev));
  758. retval = fcpcipnp_setup(adapter);
  759. if (retval)
  760. goto err_free;
  761. return 0;
  762. err_free:
  763. delete_adapter(adapter);
  764. err:
  765. return retval;
  766. }
  767. #ifdef CONFIG_PNP
  768. static int fcpnp_probe(struct pnp_dev *pdev, const struct pnp_device_id *dev_id)
  769. {
  770. struct fritz_adapter *adapter;
  771. int retval;
  772. if (!pdev)
  773. return (-ENODEV);
  774. retval = -ENOMEM;
  775. adapter = new_adapter();
  776. if (!adapter)
  777. goto err;
  778. pnp_set_drvdata(pdev, adapter);
  779. adapter->type = AVM_FRITZ_PNP;
  780. pnp_disable_dev(pdev);
  781. retval = pnp_activate_dev(pdev);
  782. if (retval < 0) {
  783. printk(KERN_WARNING "%s: pnp_activate_dev(%s) ret(%d)\n", __func__,
  784. (char *)dev_id->driver_data, retval);
  785. goto err_free;
  786. }
  787. adapter->io = pnp_port_start(pdev, 0);
  788. adapter->irq = pnp_irq(pdev, 0);
  789. if (!adapter->io || adapter->irq == -1)
  790. goto err_free;
  791. printk(KERN_INFO "hisax_fcpcipnp: found adapter %s at IO %#x irq %d\n",
  792. (char *) dev_id->driver_data, adapter->io, adapter->irq);
  793. retval = fcpcipnp_setup(adapter);
  794. if (retval)
  795. goto err_free;
  796. return 0;
  797. err_free:
  798. delete_adapter(adapter);
  799. err:
  800. return retval;
  801. }
  802. static void fcpnp_remove(struct pnp_dev *pdev)
  803. {
  804. struct fritz_adapter *adapter = pnp_get_drvdata(pdev);
  805. if (adapter) {
  806. fcpcipnp_release(adapter);
  807. delete_adapter(adapter);
  808. }
  809. pnp_disable_dev(pdev);
  810. }
  811. static struct pnp_driver fcpnp_driver = {
  812. .name = "fcpnp",
  813. .probe = fcpnp_probe,
  814. .remove = fcpnp_remove,
  815. .id_table = fcpnp_ids,
  816. };
  817. #endif
  818. static void fcpci_remove(struct pci_dev *pdev)
  819. {
  820. struct fritz_adapter *adapter = pci_get_drvdata(pdev);
  821. fcpcipnp_release(adapter);
  822. pci_disable_device(pdev);
  823. delete_adapter(adapter);
  824. }
  825. static struct pci_driver fcpci_driver = {
  826. .name = "fcpci",
  827. .probe = fcpci_probe,
  828. .remove = fcpci_remove,
  829. .id_table = fcpci_ids,
  830. };
  831. static int __init hisax_fcpcipnp_init(void)
  832. {
  833. int retval;
  834. printk(KERN_INFO "hisax_fcpcipnp: Fritz!Card PCI/PCIv2/PnP ISDN driver v0.0.1\n");
  835. retval = pci_register_driver(&fcpci_driver);
  836. if (retval)
  837. return retval;
  838. #ifdef CONFIG_PNP
  839. retval = pnp_register_driver(&fcpnp_driver);
  840. if (retval < 0) {
  841. pci_unregister_driver(&fcpci_driver);
  842. return retval;
  843. }
  844. #endif
  845. return 0;
  846. }
  847. static void __exit hisax_fcpcipnp_exit(void)
  848. {
  849. #ifdef CONFIG_PNP
  850. pnp_unregister_driver(&fcpnp_driver);
  851. #endif
  852. pci_unregister_driver(&fcpci_driver);
  853. }
  854. module_init(hisax_fcpcipnp_init);
  855. module_exit(hisax_fcpcipnp_exit);