mbochs.c 33 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Mediated virtual PCI display host device driver
  4. *
  5. * Emulate enough of qemu stdvga to make bochs-drm.ko happy. That is
  6. * basically the vram memory bar and the bochs dispi interface vbe
  7. * registers in the mmio register bar. Specifically it does *not*
  8. * include any legacy vga stuff. Device looks a lot like "qemu -device
  9. * secondary-vga".
  10. *
  11. * (c) Gerd Hoffmann <kraxel@redhat.com>
  12. *
  13. * based on mtty driver which is:
  14. * Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.
  15. * Author: Neo Jia <cjia@nvidia.com>
  16. * Kirti Wankhede <kwankhede@nvidia.com>
  17. *
  18. * This program is free software; you can redistribute it and/or modify
  19. * it under the terms of the GNU General Public License version 2 as
  20. * published by the Free Software Foundation.
  21. */
  22. #include <linux/init.h>
  23. #include <linux/module.h>
  24. #include <linux/device.h>
  25. #include <linux/kernel.h>
  26. #include <linux/slab.h>
  27. #include <linux/vmalloc.h>
  28. #include <linux/cdev.h>
  29. #include <linux/vfio.h>
  30. #include <linux/iommu.h>
  31. #include <linux/sysfs.h>
  32. #include <linux/mdev.h>
  33. #include <linux/pci.h>
  34. #include <linux/dma-buf.h>
  35. #include <linux/highmem.h>
  36. #include <drm/drm_fourcc.h>
  37. #include <drm/drm_rect.h>
  38. #include <drm/drm_modeset_lock.h>
  39. #include <drm/drm_property.h>
  40. #include <drm/drm_plane.h>
  41. #define VBE_DISPI_INDEX_ID 0x0
  42. #define VBE_DISPI_INDEX_XRES 0x1
  43. #define VBE_DISPI_INDEX_YRES 0x2
  44. #define VBE_DISPI_INDEX_BPP 0x3
  45. #define VBE_DISPI_INDEX_ENABLE 0x4
  46. #define VBE_DISPI_INDEX_BANK 0x5
  47. #define VBE_DISPI_INDEX_VIRT_WIDTH 0x6
  48. #define VBE_DISPI_INDEX_VIRT_HEIGHT 0x7
  49. #define VBE_DISPI_INDEX_X_OFFSET 0x8
  50. #define VBE_DISPI_INDEX_Y_OFFSET 0x9
  51. #define VBE_DISPI_INDEX_VIDEO_MEMORY_64K 0xa
  52. #define VBE_DISPI_INDEX_COUNT 0xb
  53. #define VBE_DISPI_ID0 0xB0C0
  54. #define VBE_DISPI_ID1 0xB0C1
  55. #define VBE_DISPI_ID2 0xB0C2
  56. #define VBE_DISPI_ID3 0xB0C3
  57. #define VBE_DISPI_ID4 0xB0C4
  58. #define VBE_DISPI_ID5 0xB0C5
  59. #define VBE_DISPI_DISABLED 0x00
  60. #define VBE_DISPI_ENABLED 0x01
  61. #define VBE_DISPI_GETCAPS 0x02
  62. #define VBE_DISPI_8BIT_DAC 0x20
  63. #define VBE_DISPI_LFB_ENABLED 0x40
  64. #define VBE_DISPI_NOCLEARMEM 0x80
  65. #define MBOCHS_NAME "mbochs"
  66. #define MBOCHS_CLASS_NAME "mbochs"
  67. #define MBOCHS_CONFIG_SPACE_SIZE 0xff
  68. #define MBOCHS_MMIO_BAR_OFFSET PAGE_SIZE
  69. #define MBOCHS_MMIO_BAR_SIZE PAGE_SIZE
  70. #define MBOCHS_MEMORY_BAR_OFFSET (MBOCHS_MMIO_BAR_OFFSET + \
  71. MBOCHS_MMIO_BAR_SIZE)
  72. #define STORE_LE16(addr, val) (*(u16 *)addr = val)
  73. #define STORE_LE32(addr, val) (*(u32 *)addr = val)
  74. MODULE_LICENSE("GPL v2");
  75. static int max_mbytes = 256;
  76. module_param_named(count, max_mbytes, int, 0444);
  77. MODULE_PARM_DESC(mem, "megabytes available to " MBOCHS_NAME " devices");
  78. #define MBOCHS_TYPE_1 "small"
  79. #define MBOCHS_TYPE_2 "medium"
  80. #define MBOCHS_TYPE_3 "large"
  81. static const struct mbochs_type {
  82. const char *name;
  83. u32 mbytes;
  84. } mbochs_types[] = {
  85. {
  86. .name = MBOCHS_CLASS_NAME "-" MBOCHS_TYPE_1,
  87. .mbytes = 4,
  88. }, {
  89. .name = MBOCHS_CLASS_NAME "-" MBOCHS_TYPE_2,
  90. .mbytes = 16,
  91. }, {
  92. .name = MBOCHS_CLASS_NAME "-" MBOCHS_TYPE_3,
  93. .mbytes = 64,
  94. },
  95. };
  96. static dev_t mbochs_devt;
  97. static struct class *mbochs_class;
  98. static struct cdev mbochs_cdev;
  99. static struct device mbochs_dev;
  100. static int mbochs_used_mbytes;
  101. struct mbochs_mode {
  102. u32 drm_format;
  103. u32 bytepp;
  104. u32 width;
  105. u32 height;
  106. u32 stride;
  107. u32 __pad;
  108. u64 offset;
  109. u64 size;
  110. };
  111. struct mbochs_dmabuf {
  112. struct mbochs_mode mode;
  113. u32 id;
  114. struct page **pages;
  115. pgoff_t pagecount;
  116. struct dma_buf *buf;
  117. struct mdev_state *mdev_state;
  118. struct list_head next;
  119. bool unlinked;
  120. };
  121. /* State of each mdev device */
  122. struct mdev_state {
  123. u8 *vconfig;
  124. u64 bar_mask[3];
  125. u32 memory_bar_mask;
  126. struct mutex ops_lock;
  127. struct mdev_device *mdev;
  128. struct vfio_device_info dev_info;
  129. const struct mbochs_type *type;
  130. u16 vbe[VBE_DISPI_INDEX_COUNT];
  131. u64 memsize;
  132. struct page **pages;
  133. pgoff_t pagecount;
  134. struct list_head dmabufs;
  135. u32 active_id;
  136. u32 next_id;
  137. };
  138. static const char *vbe_name_list[VBE_DISPI_INDEX_COUNT] = {
  139. [VBE_DISPI_INDEX_ID] = "id",
  140. [VBE_DISPI_INDEX_XRES] = "xres",
  141. [VBE_DISPI_INDEX_YRES] = "yres",
  142. [VBE_DISPI_INDEX_BPP] = "bpp",
  143. [VBE_DISPI_INDEX_ENABLE] = "enable",
  144. [VBE_DISPI_INDEX_BANK] = "bank",
  145. [VBE_DISPI_INDEX_VIRT_WIDTH] = "virt-width",
  146. [VBE_DISPI_INDEX_VIRT_HEIGHT] = "virt-height",
  147. [VBE_DISPI_INDEX_X_OFFSET] = "x-offset",
  148. [VBE_DISPI_INDEX_Y_OFFSET] = "y-offset",
  149. [VBE_DISPI_INDEX_VIDEO_MEMORY_64K] = "video-mem",
  150. };
  151. static const char *vbe_name(u32 index)
  152. {
  153. if (index < ARRAY_SIZE(vbe_name_list))
  154. return vbe_name_list[index];
  155. return "(invalid)";
  156. }
  157. static struct page *__mbochs_get_page(struct mdev_state *mdev_state,
  158. pgoff_t pgoff);
  159. static struct page *mbochs_get_page(struct mdev_state *mdev_state,
  160. pgoff_t pgoff);
  161. static const struct mbochs_type *mbochs_find_type(struct kobject *kobj)
  162. {
  163. int i;
  164. for (i = 0; i < ARRAY_SIZE(mbochs_types); i++)
  165. if (strcmp(mbochs_types[i].name, kobj->name) == 0)
  166. return mbochs_types + i;
  167. return NULL;
  168. }
  169. static void mbochs_create_config_space(struct mdev_state *mdev_state)
  170. {
  171. STORE_LE16((u16 *) &mdev_state->vconfig[PCI_VENDOR_ID],
  172. 0x1234);
  173. STORE_LE16((u16 *) &mdev_state->vconfig[PCI_DEVICE_ID],
  174. 0x1111);
  175. STORE_LE16((u16 *) &mdev_state->vconfig[PCI_SUBSYSTEM_VENDOR_ID],
  176. PCI_SUBVENDOR_ID_REDHAT_QUMRANET);
  177. STORE_LE16((u16 *) &mdev_state->vconfig[PCI_SUBSYSTEM_ID],
  178. PCI_SUBDEVICE_ID_QEMU);
  179. STORE_LE16((u16 *) &mdev_state->vconfig[PCI_COMMAND],
  180. PCI_COMMAND_IO | PCI_COMMAND_MEMORY);
  181. STORE_LE16((u16 *) &mdev_state->vconfig[PCI_CLASS_DEVICE],
  182. PCI_CLASS_DISPLAY_OTHER);
  183. mdev_state->vconfig[PCI_CLASS_REVISION] = 0x01;
  184. STORE_LE32((u32 *) &mdev_state->vconfig[PCI_BASE_ADDRESS_0],
  185. PCI_BASE_ADDRESS_SPACE_MEMORY |
  186. PCI_BASE_ADDRESS_MEM_TYPE_32 |
  187. PCI_BASE_ADDRESS_MEM_PREFETCH);
  188. mdev_state->bar_mask[0] = ~(mdev_state->memsize) + 1;
  189. STORE_LE32((u32 *) &mdev_state->vconfig[PCI_BASE_ADDRESS_2],
  190. PCI_BASE_ADDRESS_SPACE_MEMORY |
  191. PCI_BASE_ADDRESS_MEM_TYPE_32);
  192. mdev_state->bar_mask[2] = ~(MBOCHS_MMIO_BAR_SIZE) + 1;
  193. }
  194. static int mbochs_check_framebuffer(struct mdev_state *mdev_state,
  195. struct mbochs_mode *mode)
  196. {
  197. struct device *dev = mdev_dev(mdev_state->mdev);
  198. u16 *vbe = mdev_state->vbe;
  199. u32 virt_width;
  200. WARN_ON(!mutex_is_locked(&mdev_state->ops_lock));
  201. if (!(vbe[VBE_DISPI_INDEX_ENABLE] & VBE_DISPI_ENABLED))
  202. goto nofb;
  203. memset(mode, 0, sizeof(*mode));
  204. switch (vbe[VBE_DISPI_INDEX_BPP]) {
  205. case 32:
  206. mode->drm_format = DRM_FORMAT_XRGB8888;
  207. mode->bytepp = 4;
  208. break;
  209. default:
  210. dev_info_ratelimited(dev, "%s: bpp %d not supported\n",
  211. __func__, vbe[VBE_DISPI_INDEX_BPP]);
  212. goto nofb;
  213. }
  214. mode->width = vbe[VBE_DISPI_INDEX_XRES];
  215. mode->height = vbe[VBE_DISPI_INDEX_YRES];
  216. virt_width = vbe[VBE_DISPI_INDEX_VIRT_WIDTH];
  217. if (virt_width < mode->width)
  218. virt_width = mode->width;
  219. mode->stride = virt_width * mode->bytepp;
  220. mode->size = (u64)mode->stride * mode->height;
  221. mode->offset = ((u64)vbe[VBE_DISPI_INDEX_X_OFFSET] * mode->bytepp +
  222. (u64)vbe[VBE_DISPI_INDEX_Y_OFFSET] * mode->stride);
  223. if (mode->width < 64 || mode->height < 64) {
  224. dev_info_ratelimited(dev, "%s: invalid resolution %dx%d\n",
  225. __func__, mode->width, mode->height);
  226. goto nofb;
  227. }
  228. if (mode->offset + mode->size > mdev_state->memsize) {
  229. dev_info_ratelimited(dev, "%s: framebuffer memory overflow\n",
  230. __func__);
  231. goto nofb;
  232. }
  233. return 0;
  234. nofb:
  235. memset(mode, 0, sizeof(*mode));
  236. return -EINVAL;
  237. }
  238. static bool mbochs_modes_equal(struct mbochs_mode *mode1,
  239. struct mbochs_mode *mode2)
  240. {
  241. return memcmp(mode1, mode2, sizeof(struct mbochs_mode)) == 0;
  242. }
  243. static void handle_pci_cfg_write(struct mdev_state *mdev_state, u16 offset,
  244. char *buf, u32 count)
  245. {
  246. struct device *dev = mdev_dev(mdev_state->mdev);
  247. int index = (offset - PCI_BASE_ADDRESS_0) / 0x04;
  248. u32 cfg_addr;
  249. switch (offset) {
  250. case PCI_BASE_ADDRESS_0:
  251. case PCI_BASE_ADDRESS_2:
  252. cfg_addr = *(u32 *)buf;
  253. if (cfg_addr == 0xffffffff) {
  254. cfg_addr = (cfg_addr & mdev_state->bar_mask[index]);
  255. } else {
  256. cfg_addr &= PCI_BASE_ADDRESS_MEM_MASK;
  257. if (cfg_addr)
  258. dev_info(dev, "BAR #%d @ 0x%x\n",
  259. index, cfg_addr);
  260. }
  261. cfg_addr |= (mdev_state->vconfig[offset] &
  262. ~PCI_BASE_ADDRESS_MEM_MASK);
  263. STORE_LE32(&mdev_state->vconfig[offset], cfg_addr);
  264. break;
  265. }
  266. }
  267. static void handle_mmio_write(struct mdev_state *mdev_state, u16 offset,
  268. char *buf, u32 count)
  269. {
  270. struct device *dev = mdev_dev(mdev_state->mdev);
  271. int index;
  272. u16 reg16;
  273. switch (offset) {
  274. case 0x400 ... 0x41f: /* vga ioports remapped */
  275. goto unhandled;
  276. case 0x500 ... 0x515: /* bochs dispi interface */
  277. if (count != 2)
  278. goto unhandled;
  279. index = (offset - 0x500) / 2;
  280. reg16 = *(u16 *)buf;
  281. if (index < ARRAY_SIZE(mdev_state->vbe))
  282. mdev_state->vbe[index] = reg16;
  283. dev_dbg(dev, "%s: vbe write %d = %d (%s)\n",
  284. __func__, index, reg16, vbe_name(index));
  285. break;
  286. case 0x600 ... 0x607: /* qemu extended regs */
  287. goto unhandled;
  288. default:
  289. unhandled:
  290. dev_dbg(dev, "%s: @0x%03x, count %d (unhandled)\n",
  291. __func__, offset, count);
  292. break;
  293. }
  294. }
  295. static void handle_mmio_read(struct mdev_state *mdev_state, u16 offset,
  296. char *buf, u32 count)
  297. {
  298. struct device *dev = mdev_dev(mdev_state->mdev);
  299. u16 reg16 = 0;
  300. int index;
  301. switch (offset) {
  302. case 0x500 ... 0x515: /* bochs dispi interface */
  303. if (count != 2)
  304. goto unhandled;
  305. index = (offset - 0x500) / 2;
  306. if (index < ARRAY_SIZE(mdev_state->vbe))
  307. reg16 = mdev_state->vbe[index];
  308. dev_dbg(dev, "%s: vbe read %d = %d (%s)\n",
  309. __func__, index, reg16, vbe_name(index));
  310. *(u16 *)buf = reg16;
  311. break;
  312. default:
  313. unhandled:
  314. dev_dbg(dev, "%s: @0x%03x, count %d (unhandled)\n",
  315. __func__, offset, count);
  316. memset(buf, 0, count);
  317. break;
  318. }
  319. }
  320. static ssize_t mdev_access(struct mdev_device *mdev, char *buf, size_t count,
  321. loff_t pos, bool is_write)
  322. {
  323. struct mdev_state *mdev_state = mdev_get_drvdata(mdev);
  324. struct device *dev = mdev_dev(mdev);
  325. struct page *pg;
  326. loff_t poff;
  327. char *map;
  328. int ret = 0;
  329. mutex_lock(&mdev_state->ops_lock);
  330. if (pos < MBOCHS_CONFIG_SPACE_SIZE) {
  331. if (is_write)
  332. handle_pci_cfg_write(mdev_state, pos, buf, count);
  333. else
  334. memcpy(buf, (mdev_state->vconfig + pos), count);
  335. } else if (pos >= MBOCHS_MMIO_BAR_OFFSET &&
  336. pos + count <= MBOCHS_MEMORY_BAR_OFFSET) {
  337. pos -= MBOCHS_MMIO_BAR_OFFSET;
  338. if (is_write)
  339. handle_mmio_write(mdev_state, pos, buf, count);
  340. else
  341. handle_mmio_read(mdev_state, pos, buf, count);
  342. } else if (pos >= MBOCHS_MEMORY_BAR_OFFSET &&
  343. pos + count <=
  344. MBOCHS_MEMORY_BAR_OFFSET + mdev_state->memsize) {
  345. pos -= MBOCHS_MMIO_BAR_OFFSET;
  346. poff = pos & ~PAGE_MASK;
  347. pg = __mbochs_get_page(mdev_state, pos >> PAGE_SHIFT);
  348. map = kmap(pg);
  349. if (is_write)
  350. memcpy(map + poff, buf, count);
  351. else
  352. memcpy(buf, map + poff, count);
  353. kunmap(pg);
  354. put_page(pg);
  355. } else {
  356. dev_dbg(dev, "%s: %s @0x%llx (unhandled)\n",
  357. __func__, is_write ? "WR" : "RD", pos);
  358. ret = -1;
  359. goto accessfailed;
  360. }
  361. ret = count;
  362. accessfailed:
  363. mutex_unlock(&mdev_state->ops_lock);
  364. return ret;
  365. }
  366. static int mbochs_reset(struct mdev_device *mdev)
  367. {
  368. struct mdev_state *mdev_state = mdev_get_drvdata(mdev);
  369. u32 size64k = mdev_state->memsize / (64 * 1024);
  370. int i;
  371. for (i = 0; i < ARRAY_SIZE(mdev_state->vbe); i++)
  372. mdev_state->vbe[i] = 0;
  373. mdev_state->vbe[VBE_DISPI_INDEX_ID] = VBE_DISPI_ID5;
  374. mdev_state->vbe[VBE_DISPI_INDEX_VIDEO_MEMORY_64K] = size64k;
  375. return 0;
  376. }
  377. static int mbochs_create(struct kobject *kobj, struct mdev_device *mdev)
  378. {
  379. const struct mbochs_type *type = mbochs_find_type(kobj);
  380. struct device *dev = mdev_dev(mdev);
  381. struct mdev_state *mdev_state;
  382. if (!type)
  383. type = &mbochs_types[0];
  384. if (type->mbytes + mbochs_used_mbytes > max_mbytes)
  385. return -ENOMEM;
  386. mdev_state = kzalloc(sizeof(struct mdev_state), GFP_KERNEL);
  387. if (mdev_state == NULL)
  388. return -ENOMEM;
  389. mdev_state->vconfig = kzalloc(MBOCHS_CONFIG_SPACE_SIZE, GFP_KERNEL);
  390. if (mdev_state->vconfig == NULL)
  391. goto err_mem;
  392. mdev_state->memsize = type->mbytes * 1024 * 1024;
  393. mdev_state->pagecount = mdev_state->memsize >> PAGE_SHIFT;
  394. mdev_state->pages = kcalloc(mdev_state->pagecount,
  395. sizeof(struct page *),
  396. GFP_KERNEL);
  397. if (!mdev_state->pages)
  398. goto err_mem;
  399. dev_info(dev, "%s: %s, %d MB, %ld pages\n", __func__,
  400. kobj->name, type->mbytes, mdev_state->pagecount);
  401. mutex_init(&mdev_state->ops_lock);
  402. mdev_state->mdev = mdev;
  403. mdev_set_drvdata(mdev, mdev_state);
  404. INIT_LIST_HEAD(&mdev_state->dmabufs);
  405. mdev_state->next_id = 1;
  406. mdev_state->type = type;
  407. mbochs_create_config_space(mdev_state);
  408. mbochs_reset(mdev);
  409. mbochs_used_mbytes += type->mbytes;
  410. return 0;
  411. err_mem:
  412. kfree(mdev_state->vconfig);
  413. kfree(mdev_state);
  414. return -ENOMEM;
  415. }
  416. static int mbochs_remove(struct mdev_device *mdev)
  417. {
  418. struct mdev_state *mdev_state = mdev_get_drvdata(mdev);
  419. mbochs_used_mbytes -= mdev_state->type->mbytes;
  420. mdev_set_drvdata(mdev, NULL);
  421. kfree(mdev_state->pages);
  422. kfree(mdev_state->vconfig);
  423. kfree(mdev_state);
  424. return 0;
  425. }
  426. static ssize_t mbochs_read(struct mdev_device *mdev, char __user *buf,
  427. size_t count, loff_t *ppos)
  428. {
  429. unsigned int done = 0;
  430. int ret;
  431. while (count) {
  432. size_t filled;
  433. if (count >= 4 && !(*ppos % 4)) {
  434. u32 val;
  435. ret = mdev_access(mdev, (char *)&val, sizeof(val),
  436. *ppos, false);
  437. if (ret <= 0)
  438. goto read_err;
  439. if (copy_to_user(buf, &val, sizeof(val)))
  440. goto read_err;
  441. filled = 4;
  442. } else if (count >= 2 && !(*ppos % 2)) {
  443. u16 val;
  444. ret = mdev_access(mdev, (char *)&val, sizeof(val),
  445. *ppos, false);
  446. if (ret <= 0)
  447. goto read_err;
  448. if (copy_to_user(buf, &val, sizeof(val)))
  449. goto read_err;
  450. filled = 2;
  451. } else {
  452. u8 val;
  453. ret = mdev_access(mdev, (char *)&val, sizeof(val),
  454. *ppos, false);
  455. if (ret <= 0)
  456. goto read_err;
  457. if (copy_to_user(buf, &val, sizeof(val)))
  458. goto read_err;
  459. filled = 1;
  460. }
  461. count -= filled;
  462. done += filled;
  463. *ppos += filled;
  464. buf += filled;
  465. }
  466. return done;
  467. read_err:
  468. return -EFAULT;
  469. }
  470. static ssize_t mbochs_write(struct mdev_device *mdev, const char __user *buf,
  471. size_t count, loff_t *ppos)
  472. {
  473. unsigned int done = 0;
  474. int ret;
  475. while (count) {
  476. size_t filled;
  477. if (count >= 4 && !(*ppos % 4)) {
  478. u32 val;
  479. if (copy_from_user(&val, buf, sizeof(val)))
  480. goto write_err;
  481. ret = mdev_access(mdev, (char *)&val, sizeof(val),
  482. *ppos, true);
  483. if (ret <= 0)
  484. goto write_err;
  485. filled = 4;
  486. } else if (count >= 2 && !(*ppos % 2)) {
  487. u16 val;
  488. if (copy_from_user(&val, buf, sizeof(val)))
  489. goto write_err;
  490. ret = mdev_access(mdev, (char *)&val, sizeof(val),
  491. *ppos, true);
  492. if (ret <= 0)
  493. goto write_err;
  494. filled = 2;
  495. } else {
  496. u8 val;
  497. if (copy_from_user(&val, buf, sizeof(val)))
  498. goto write_err;
  499. ret = mdev_access(mdev, (char *)&val, sizeof(val),
  500. *ppos, true);
  501. if (ret <= 0)
  502. goto write_err;
  503. filled = 1;
  504. }
  505. count -= filled;
  506. done += filled;
  507. *ppos += filled;
  508. buf += filled;
  509. }
  510. return done;
  511. write_err:
  512. return -EFAULT;
  513. }
  514. static struct page *__mbochs_get_page(struct mdev_state *mdev_state,
  515. pgoff_t pgoff)
  516. {
  517. WARN_ON(!mutex_is_locked(&mdev_state->ops_lock));
  518. if (!mdev_state->pages[pgoff]) {
  519. mdev_state->pages[pgoff] =
  520. alloc_pages(GFP_HIGHUSER | __GFP_ZERO, 0);
  521. if (!mdev_state->pages[pgoff])
  522. return NULL;
  523. }
  524. get_page(mdev_state->pages[pgoff]);
  525. return mdev_state->pages[pgoff];
  526. }
  527. static struct page *mbochs_get_page(struct mdev_state *mdev_state,
  528. pgoff_t pgoff)
  529. {
  530. struct page *page;
  531. if (WARN_ON(pgoff >= mdev_state->pagecount))
  532. return NULL;
  533. mutex_lock(&mdev_state->ops_lock);
  534. page = __mbochs_get_page(mdev_state, pgoff);
  535. mutex_unlock(&mdev_state->ops_lock);
  536. return page;
  537. }
  538. static void mbochs_put_pages(struct mdev_state *mdev_state)
  539. {
  540. struct device *dev = mdev_dev(mdev_state->mdev);
  541. int i, count = 0;
  542. WARN_ON(!mutex_is_locked(&mdev_state->ops_lock));
  543. for (i = 0; i < mdev_state->pagecount; i++) {
  544. if (!mdev_state->pages[i])
  545. continue;
  546. put_page(mdev_state->pages[i]);
  547. mdev_state->pages[i] = NULL;
  548. count++;
  549. }
  550. dev_dbg(dev, "%s: %d pages released\n", __func__, count);
  551. }
  552. static vm_fault_t mbochs_region_vm_fault(struct vm_fault *vmf)
  553. {
  554. struct vm_area_struct *vma = vmf->vma;
  555. struct mdev_state *mdev_state = vma->vm_private_data;
  556. pgoff_t page_offset = (vmf->address - vma->vm_start) >> PAGE_SHIFT;
  557. if (page_offset >= mdev_state->pagecount)
  558. return VM_FAULT_SIGBUS;
  559. vmf->page = mbochs_get_page(mdev_state, page_offset);
  560. if (!vmf->page)
  561. return VM_FAULT_SIGBUS;
  562. return 0;
  563. }
  564. static const struct vm_operations_struct mbochs_region_vm_ops = {
  565. .fault = mbochs_region_vm_fault,
  566. };
  567. static int mbochs_mmap(struct mdev_device *mdev, struct vm_area_struct *vma)
  568. {
  569. struct mdev_state *mdev_state = mdev_get_drvdata(mdev);
  570. if (vma->vm_pgoff != MBOCHS_MEMORY_BAR_OFFSET >> PAGE_SHIFT)
  571. return -EINVAL;
  572. if (vma->vm_end < vma->vm_start)
  573. return -EINVAL;
  574. if (vma->vm_end - vma->vm_start > mdev_state->memsize)
  575. return -EINVAL;
  576. if ((vma->vm_flags & VM_SHARED) == 0)
  577. return -EINVAL;
  578. vma->vm_ops = &mbochs_region_vm_ops;
  579. vma->vm_private_data = mdev_state;
  580. return 0;
  581. }
  582. static vm_fault_t mbochs_dmabuf_vm_fault(struct vm_fault *vmf)
  583. {
  584. struct vm_area_struct *vma = vmf->vma;
  585. struct mbochs_dmabuf *dmabuf = vma->vm_private_data;
  586. if (WARN_ON(vmf->pgoff >= dmabuf->pagecount))
  587. return VM_FAULT_SIGBUS;
  588. vmf->page = dmabuf->pages[vmf->pgoff];
  589. get_page(vmf->page);
  590. return 0;
  591. }
  592. static const struct vm_operations_struct mbochs_dmabuf_vm_ops = {
  593. .fault = mbochs_dmabuf_vm_fault,
  594. };
  595. static int mbochs_mmap_dmabuf(struct dma_buf *buf, struct vm_area_struct *vma)
  596. {
  597. struct mbochs_dmabuf *dmabuf = buf->priv;
  598. struct device *dev = mdev_dev(dmabuf->mdev_state->mdev);
  599. dev_dbg(dev, "%s: %d\n", __func__, dmabuf->id);
  600. if ((vma->vm_flags & VM_SHARED) == 0)
  601. return -EINVAL;
  602. vma->vm_ops = &mbochs_dmabuf_vm_ops;
  603. vma->vm_private_data = dmabuf;
  604. return 0;
  605. }
  606. static void mbochs_print_dmabuf(struct mbochs_dmabuf *dmabuf,
  607. const char *prefix)
  608. {
  609. struct device *dev = mdev_dev(dmabuf->mdev_state->mdev);
  610. u32 fourcc = dmabuf->mode.drm_format;
  611. dev_dbg(dev, "%s/%d: %c%c%c%c, %dx%d, stride %d, off 0x%llx, size 0x%llx, pages %ld\n",
  612. prefix, dmabuf->id,
  613. fourcc ? ((fourcc >> 0) & 0xff) : '-',
  614. fourcc ? ((fourcc >> 8) & 0xff) : '-',
  615. fourcc ? ((fourcc >> 16) & 0xff) : '-',
  616. fourcc ? ((fourcc >> 24) & 0xff) : '-',
  617. dmabuf->mode.width, dmabuf->mode.height, dmabuf->mode.stride,
  618. dmabuf->mode.offset, dmabuf->mode.size, dmabuf->pagecount);
  619. }
  620. static struct sg_table *mbochs_map_dmabuf(struct dma_buf_attachment *at,
  621. enum dma_data_direction direction)
  622. {
  623. struct mbochs_dmabuf *dmabuf = at->dmabuf->priv;
  624. struct device *dev = mdev_dev(dmabuf->mdev_state->mdev);
  625. struct sg_table *sg;
  626. dev_dbg(dev, "%s: %d\n", __func__, dmabuf->id);
  627. sg = kzalloc(sizeof(*sg), GFP_KERNEL);
  628. if (!sg)
  629. goto err1;
  630. if (sg_alloc_table_from_pages(sg, dmabuf->pages, dmabuf->pagecount,
  631. 0, dmabuf->mode.size, GFP_KERNEL) < 0)
  632. goto err2;
  633. if (!dma_map_sg(at->dev, sg->sgl, sg->nents, direction))
  634. goto err3;
  635. return sg;
  636. err3:
  637. sg_free_table(sg);
  638. err2:
  639. kfree(sg);
  640. err1:
  641. return ERR_PTR(-ENOMEM);
  642. }
  643. static void mbochs_unmap_dmabuf(struct dma_buf_attachment *at,
  644. struct sg_table *sg,
  645. enum dma_data_direction direction)
  646. {
  647. struct mbochs_dmabuf *dmabuf = at->dmabuf->priv;
  648. struct device *dev = mdev_dev(dmabuf->mdev_state->mdev);
  649. dev_dbg(dev, "%s: %d\n", __func__, dmabuf->id);
  650. sg_free_table(sg);
  651. kfree(sg);
  652. }
  653. static void mbochs_release_dmabuf(struct dma_buf *buf)
  654. {
  655. struct mbochs_dmabuf *dmabuf = buf->priv;
  656. struct mdev_state *mdev_state = dmabuf->mdev_state;
  657. struct device *dev = mdev_dev(mdev_state->mdev);
  658. pgoff_t pg;
  659. dev_dbg(dev, "%s: %d\n", __func__, dmabuf->id);
  660. for (pg = 0; pg < dmabuf->pagecount; pg++)
  661. put_page(dmabuf->pages[pg]);
  662. mutex_lock(&mdev_state->ops_lock);
  663. dmabuf->buf = NULL;
  664. if (dmabuf->unlinked)
  665. kfree(dmabuf);
  666. mutex_unlock(&mdev_state->ops_lock);
  667. }
  668. static void *mbochs_kmap_dmabuf(struct dma_buf *buf, unsigned long page_num)
  669. {
  670. struct mbochs_dmabuf *dmabuf = buf->priv;
  671. struct page *page = dmabuf->pages[page_num];
  672. return kmap(page);
  673. }
  674. static void mbochs_kunmap_dmabuf(struct dma_buf *buf, unsigned long page_num,
  675. void *vaddr)
  676. {
  677. kunmap(vaddr);
  678. }
  679. static struct dma_buf_ops mbochs_dmabuf_ops = {
  680. .map_dma_buf = mbochs_map_dmabuf,
  681. .unmap_dma_buf = mbochs_unmap_dmabuf,
  682. .release = mbochs_release_dmabuf,
  683. .map = mbochs_kmap_dmabuf,
  684. .unmap = mbochs_kunmap_dmabuf,
  685. .mmap = mbochs_mmap_dmabuf,
  686. };
  687. static struct mbochs_dmabuf *mbochs_dmabuf_alloc(struct mdev_state *mdev_state,
  688. struct mbochs_mode *mode)
  689. {
  690. struct mbochs_dmabuf *dmabuf;
  691. pgoff_t page_offset, pg;
  692. WARN_ON(!mutex_is_locked(&mdev_state->ops_lock));
  693. dmabuf = kzalloc(sizeof(struct mbochs_dmabuf), GFP_KERNEL);
  694. if (!dmabuf)
  695. return NULL;
  696. dmabuf->mode = *mode;
  697. dmabuf->id = mdev_state->next_id++;
  698. dmabuf->pagecount = DIV_ROUND_UP(mode->size, PAGE_SIZE);
  699. dmabuf->pages = kcalloc(dmabuf->pagecount, sizeof(struct page *),
  700. GFP_KERNEL);
  701. if (!dmabuf->pages)
  702. goto err_free_dmabuf;
  703. page_offset = dmabuf->mode.offset >> PAGE_SHIFT;
  704. for (pg = 0; pg < dmabuf->pagecount; pg++) {
  705. dmabuf->pages[pg] = __mbochs_get_page(mdev_state,
  706. page_offset + pg);
  707. if (!dmabuf->pages[pg])
  708. goto err_free_pages;
  709. }
  710. dmabuf->mdev_state = mdev_state;
  711. list_add(&dmabuf->next, &mdev_state->dmabufs);
  712. mbochs_print_dmabuf(dmabuf, __func__);
  713. return dmabuf;
  714. err_free_pages:
  715. while (pg > 0)
  716. put_page(dmabuf->pages[--pg]);
  717. kfree(dmabuf->pages);
  718. err_free_dmabuf:
  719. kfree(dmabuf);
  720. return NULL;
  721. }
  722. static struct mbochs_dmabuf *
  723. mbochs_dmabuf_find_by_mode(struct mdev_state *mdev_state,
  724. struct mbochs_mode *mode)
  725. {
  726. struct mbochs_dmabuf *dmabuf;
  727. WARN_ON(!mutex_is_locked(&mdev_state->ops_lock));
  728. list_for_each_entry(dmabuf, &mdev_state->dmabufs, next)
  729. if (mbochs_modes_equal(&dmabuf->mode, mode))
  730. return dmabuf;
  731. return NULL;
  732. }
  733. static struct mbochs_dmabuf *
  734. mbochs_dmabuf_find_by_id(struct mdev_state *mdev_state, u32 id)
  735. {
  736. struct mbochs_dmabuf *dmabuf;
  737. WARN_ON(!mutex_is_locked(&mdev_state->ops_lock));
  738. list_for_each_entry(dmabuf, &mdev_state->dmabufs, next)
  739. if (dmabuf->id == id)
  740. return dmabuf;
  741. return NULL;
  742. }
  743. static int mbochs_dmabuf_export(struct mbochs_dmabuf *dmabuf)
  744. {
  745. struct mdev_state *mdev_state = dmabuf->mdev_state;
  746. struct device *dev = mdev_dev(mdev_state->mdev);
  747. DEFINE_DMA_BUF_EXPORT_INFO(exp_info);
  748. struct dma_buf *buf;
  749. WARN_ON(!mutex_is_locked(&mdev_state->ops_lock));
  750. if (!IS_ALIGNED(dmabuf->mode.offset, PAGE_SIZE)) {
  751. dev_info_ratelimited(dev, "%s: framebuffer not page-aligned\n",
  752. __func__);
  753. return -EINVAL;
  754. }
  755. exp_info.ops = &mbochs_dmabuf_ops;
  756. exp_info.size = dmabuf->mode.size;
  757. exp_info.priv = dmabuf;
  758. buf = dma_buf_export(&exp_info);
  759. if (IS_ERR(buf)) {
  760. dev_info_ratelimited(dev, "%s: dma_buf_export failed: %ld\n",
  761. __func__, PTR_ERR(buf));
  762. return PTR_ERR(buf);
  763. }
  764. dmabuf->buf = buf;
  765. dev_dbg(dev, "%s: %d\n", __func__, dmabuf->id);
  766. return 0;
  767. }
  768. static int mbochs_get_region_info(struct mdev_device *mdev,
  769. struct vfio_region_info *region_info,
  770. u16 *cap_type_id, void **cap_type)
  771. {
  772. struct mdev_state *mdev_state;
  773. mdev_state = mdev_get_drvdata(mdev);
  774. if (!mdev_state)
  775. return -EINVAL;
  776. if (region_info->index >= VFIO_PCI_NUM_REGIONS)
  777. return -EINVAL;
  778. switch (region_info->index) {
  779. case VFIO_PCI_CONFIG_REGION_INDEX:
  780. region_info->offset = 0;
  781. region_info->size = MBOCHS_CONFIG_SPACE_SIZE;
  782. region_info->flags = (VFIO_REGION_INFO_FLAG_READ |
  783. VFIO_REGION_INFO_FLAG_WRITE);
  784. break;
  785. case VFIO_PCI_BAR0_REGION_INDEX:
  786. region_info->offset = MBOCHS_MEMORY_BAR_OFFSET;
  787. region_info->size = mdev_state->memsize;
  788. region_info->flags = (VFIO_REGION_INFO_FLAG_READ |
  789. VFIO_REGION_INFO_FLAG_WRITE |
  790. VFIO_REGION_INFO_FLAG_MMAP);
  791. break;
  792. case VFIO_PCI_BAR2_REGION_INDEX:
  793. region_info->offset = MBOCHS_MMIO_BAR_OFFSET;
  794. region_info->size = MBOCHS_MMIO_BAR_SIZE;
  795. region_info->flags = (VFIO_REGION_INFO_FLAG_READ |
  796. VFIO_REGION_INFO_FLAG_WRITE);
  797. break;
  798. default:
  799. region_info->size = 0;
  800. region_info->offset = 0;
  801. region_info->flags = 0;
  802. }
  803. return 0;
  804. }
  805. static int mbochs_get_irq_info(struct mdev_device *mdev,
  806. struct vfio_irq_info *irq_info)
  807. {
  808. irq_info->count = 0;
  809. return 0;
  810. }
  811. static int mbochs_get_device_info(struct mdev_device *mdev,
  812. struct vfio_device_info *dev_info)
  813. {
  814. dev_info->flags = VFIO_DEVICE_FLAGS_PCI;
  815. dev_info->num_regions = VFIO_PCI_NUM_REGIONS;
  816. dev_info->num_irqs = VFIO_PCI_NUM_IRQS;
  817. return 0;
  818. }
  819. static int mbochs_query_gfx_plane(struct mdev_device *mdev,
  820. struct vfio_device_gfx_plane_info *plane)
  821. {
  822. struct mdev_state *mdev_state = mdev_get_drvdata(mdev);
  823. struct device *dev = mdev_dev(mdev);
  824. struct mbochs_dmabuf *dmabuf;
  825. struct mbochs_mode mode;
  826. int ret;
  827. if (plane->flags & VFIO_GFX_PLANE_TYPE_PROBE) {
  828. if (plane->flags == (VFIO_GFX_PLANE_TYPE_PROBE |
  829. VFIO_GFX_PLANE_TYPE_DMABUF))
  830. return 0;
  831. return -EINVAL;
  832. }
  833. if (plane->flags != VFIO_GFX_PLANE_TYPE_DMABUF)
  834. return -EINVAL;
  835. plane->drm_format_mod = 0;
  836. plane->x_pos = 0;
  837. plane->y_pos = 0;
  838. plane->x_hot = 0;
  839. plane->y_hot = 0;
  840. mutex_lock(&mdev_state->ops_lock);
  841. ret = -EINVAL;
  842. if (plane->drm_plane_type == DRM_PLANE_TYPE_PRIMARY)
  843. ret = mbochs_check_framebuffer(mdev_state, &mode);
  844. if (ret < 0) {
  845. plane->drm_format = 0;
  846. plane->width = 0;
  847. plane->height = 0;
  848. plane->stride = 0;
  849. plane->size = 0;
  850. plane->dmabuf_id = 0;
  851. goto done;
  852. }
  853. dmabuf = mbochs_dmabuf_find_by_mode(mdev_state, &mode);
  854. if (!dmabuf)
  855. mbochs_dmabuf_alloc(mdev_state, &mode);
  856. if (!dmabuf) {
  857. mutex_unlock(&mdev_state->ops_lock);
  858. return -ENOMEM;
  859. }
  860. plane->drm_format = dmabuf->mode.drm_format;
  861. plane->width = dmabuf->mode.width;
  862. plane->height = dmabuf->mode.height;
  863. plane->stride = dmabuf->mode.stride;
  864. plane->size = dmabuf->mode.size;
  865. plane->dmabuf_id = dmabuf->id;
  866. done:
  867. if (plane->drm_plane_type == DRM_PLANE_TYPE_PRIMARY &&
  868. mdev_state->active_id != plane->dmabuf_id) {
  869. dev_dbg(dev, "%s: primary: %d => %d\n", __func__,
  870. mdev_state->active_id, plane->dmabuf_id);
  871. mdev_state->active_id = plane->dmabuf_id;
  872. }
  873. mutex_unlock(&mdev_state->ops_lock);
  874. return 0;
  875. }
  876. static int mbochs_get_gfx_dmabuf(struct mdev_device *mdev,
  877. u32 id)
  878. {
  879. struct mdev_state *mdev_state = mdev_get_drvdata(mdev);
  880. struct mbochs_dmabuf *dmabuf;
  881. mutex_lock(&mdev_state->ops_lock);
  882. dmabuf = mbochs_dmabuf_find_by_id(mdev_state, id);
  883. if (!dmabuf) {
  884. mutex_unlock(&mdev_state->ops_lock);
  885. return -ENOENT;
  886. }
  887. if (!dmabuf->buf)
  888. mbochs_dmabuf_export(dmabuf);
  889. mutex_unlock(&mdev_state->ops_lock);
  890. if (!dmabuf->buf)
  891. return -EINVAL;
  892. return dma_buf_fd(dmabuf->buf, 0);
  893. }
  894. static long mbochs_ioctl(struct mdev_device *mdev, unsigned int cmd,
  895. unsigned long arg)
  896. {
  897. int ret = 0;
  898. unsigned long minsz;
  899. struct mdev_state *mdev_state;
  900. mdev_state = mdev_get_drvdata(mdev);
  901. switch (cmd) {
  902. case VFIO_DEVICE_GET_INFO:
  903. {
  904. struct vfio_device_info info;
  905. minsz = offsetofend(struct vfio_device_info, num_irqs);
  906. if (copy_from_user(&info, (void __user *)arg, minsz))
  907. return -EFAULT;
  908. if (info.argsz < minsz)
  909. return -EINVAL;
  910. ret = mbochs_get_device_info(mdev, &info);
  911. if (ret)
  912. return ret;
  913. memcpy(&mdev_state->dev_info, &info, sizeof(info));
  914. if (copy_to_user((void __user *)arg, &info, minsz))
  915. return -EFAULT;
  916. return 0;
  917. }
  918. case VFIO_DEVICE_GET_REGION_INFO:
  919. {
  920. struct vfio_region_info info;
  921. u16 cap_type_id = 0;
  922. void *cap_type = NULL;
  923. minsz = offsetofend(struct vfio_region_info, offset);
  924. if (copy_from_user(&info, (void __user *)arg, minsz))
  925. return -EFAULT;
  926. if (info.argsz < minsz)
  927. return -EINVAL;
  928. ret = mbochs_get_region_info(mdev, &info, &cap_type_id,
  929. &cap_type);
  930. if (ret)
  931. return ret;
  932. if (copy_to_user((void __user *)arg, &info, minsz))
  933. return -EFAULT;
  934. return 0;
  935. }
  936. case VFIO_DEVICE_GET_IRQ_INFO:
  937. {
  938. struct vfio_irq_info info;
  939. minsz = offsetofend(struct vfio_irq_info, count);
  940. if (copy_from_user(&info, (void __user *)arg, minsz))
  941. return -EFAULT;
  942. if ((info.argsz < minsz) ||
  943. (info.index >= mdev_state->dev_info.num_irqs))
  944. return -EINVAL;
  945. ret = mbochs_get_irq_info(mdev, &info);
  946. if (ret)
  947. return ret;
  948. if (copy_to_user((void __user *)arg, &info, minsz))
  949. return -EFAULT;
  950. return 0;
  951. }
  952. case VFIO_DEVICE_QUERY_GFX_PLANE:
  953. {
  954. struct vfio_device_gfx_plane_info plane;
  955. minsz = offsetofend(struct vfio_device_gfx_plane_info,
  956. region_index);
  957. if (copy_from_user(&plane, (void __user *)arg, minsz))
  958. return -EFAULT;
  959. if (plane.argsz < minsz)
  960. return -EINVAL;
  961. ret = mbochs_query_gfx_plane(mdev, &plane);
  962. if (ret)
  963. return ret;
  964. if (copy_to_user((void __user *)arg, &plane, minsz))
  965. return -EFAULT;
  966. return 0;
  967. }
  968. case VFIO_DEVICE_GET_GFX_DMABUF:
  969. {
  970. u32 dmabuf_id;
  971. if (get_user(dmabuf_id, (__u32 __user *)arg))
  972. return -EFAULT;
  973. return mbochs_get_gfx_dmabuf(mdev, dmabuf_id);
  974. }
  975. case VFIO_DEVICE_SET_IRQS:
  976. return -EINVAL;
  977. case VFIO_DEVICE_RESET:
  978. return mbochs_reset(mdev);
  979. }
  980. return -ENOTTY;
  981. }
  982. static int mbochs_open(struct mdev_device *mdev)
  983. {
  984. if (!try_module_get(THIS_MODULE))
  985. return -ENODEV;
  986. return 0;
  987. }
  988. static void mbochs_close(struct mdev_device *mdev)
  989. {
  990. struct mdev_state *mdev_state = mdev_get_drvdata(mdev);
  991. struct mbochs_dmabuf *dmabuf, *tmp;
  992. mutex_lock(&mdev_state->ops_lock);
  993. list_for_each_entry_safe(dmabuf, tmp, &mdev_state->dmabufs, next) {
  994. list_del(&dmabuf->next);
  995. if (dmabuf->buf) {
  996. /* free in mbochs_release_dmabuf() */
  997. dmabuf->unlinked = true;
  998. } else {
  999. kfree(dmabuf);
  1000. }
  1001. }
  1002. mbochs_put_pages(mdev_state);
  1003. mutex_unlock(&mdev_state->ops_lock);
  1004. module_put(THIS_MODULE);
  1005. }
  1006. static ssize_t
  1007. memory_show(struct device *dev, struct device_attribute *attr,
  1008. char *buf)
  1009. {
  1010. struct mdev_device *mdev = mdev_from_dev(dev);
  1011. struct mdev_state *mdev_state = mdev_get_drvdata(mdev);
  1012. return sprintf(buf, "%d MB\n", mdev_state->type->mbytes);
  1013. }
  1014. static DEVICE_ATTR_RO(memory);
  1015. static struct attribute *mdev_dev_attrs[] = {
  1016. &dev_attr_memory.attr,
  1017. NULL,
  1018. };
  1019. static const struct attribute_group mdev_dev_group = {
  1020. .name = "vendor",
  1021. .attrs = mdev_dev_attrs,
  1022. };
  1023. const struct attribute_group *mdev_dev_groups[] = {
  1024. &mdev_dev_group,
  1025. NULL,
  1026. };
  1027. static ssize_t
  1028. name_show(struct kobject *kobj, struct device *dev, char *buf)
  1029. {
  1030. return sprintf(buf, "%s\n", kobj->name);
  1031. }
  1032. MDEV_TYPE_ATTR_RO(name);
  1033. static ssize_t
  1034. description_show(struct kobject *kobj, struct device *dev, char *buf)
  1035. {
  1036. const struct mbochs_type *type = mbochs_find_type(kobj);
  1037. return sprintf(buf, "virtual display, %d MB video memory\n",
  1038. type ? type->mbytes : 0);
  1039. }
  1040. MDEV_TYPE_ATTR_RO(description);
  1041. static ssize_t
  1042. available_instances_show(struct kobject *kobj, struct device *dev, char *buf)
  1043. {
  1044. const struct mbochs_type *type = mbochs_find_type(kobj);
  1045. int count = (max_mbytes - mbochs_used_mbytes) / type->mbytes;
  1046. return sprintf(buf, "%d\n", count);
  1047. }
  1048. MDEV_TYPE_ATTR_RO(available_instances);
  1049. static ssize_t device_api_show(struct kobject *kobj, struct device *dev,
  1050. char *buf)
  1051. {
  1052. return sprintf(buf, "%s\n", VFIO_DEVICE_API_PCI_STRING);
  1053. }
  1054. MDEV_TYPE_ATTR_RO(device_api);
  1055. static struct attribute *mdev_types_attrs[] = {
  1056. &mdev_type_attr_name.attr,
  1057. &mdev_type_attr_description.attr,
  1058. &mdev_type_attr_device_api.attr,
  1059. &mdev_type_attr_available_instances.attr,
  1060. NULL,
  1061. };
  1062. static struct attribute_group mdev_type_group1 = {
  1063. .name = MBOCHS_TYPE_1,
  1064. .attrs = mdev_types_attrs,
  1065. };
  1066. static struct attribute_group mdev_type_group2 = {
  1067. .name = MBOCHS_TYPE_2,
  1068. .attrs = mdev_types_attrs,
  1069. };
  1070. static struct attribute_group mdev_type_group3 = {
  1071. .name = MBOCHS_TYPE_3,
  1072. .attrs = mdev_types_attrs,
  1073. };
  1074. static struct attribute_group *mdev_type_groups[] = {
  1075. &mdev_type_group1,
  1076. &mdev_type_group2,
  1077. &mdev_type_group3,
  1078. NULL,
  1079. };
  1080. static const struct mdev_parent_ops mdev_fops = {
  1081. .owner = THIS_MODULE,
  1082. .mdev_attr_groups = mdev_dev_groups,
  1083. .supported_type_groups = mdev_type_groups,
  1084. .create = mbochs_create,
  1085. .remove = mbochs_remove,
  1086. .open = mbochs_open,
  1087. .release = mbochs_close,
  1088. .read = mbochs_read,
  1089. .write = mbochs_write,
  1090. .ioctl = mbochs_ioctl,
  1091. .mmap = mbochs_mmap,
  1092. };
  1093. static const struct file_operations vd_fops = {
  1094. .owner = THIS_MODULE,
  1095. };
  1096. static void mbochs_device_release(struct device *dev)
  1097. {
  1098. /* nothing */
  1099. }
  1100. static int __init mbochs_dev_init(void)
  1101. {
  1102. int ret = 0;
  1103. ret = alloc_chrdev_region(&mbochs_devt, 0, MINORMASK, MBOCHS_NAME);
  1104. if (ret < 0) {
  1105. pr_err("Error: failed to register mbochs_dev, err: %d\n", ret);
  1106. return ret;
  1107. }
  1108. cdev_init(&mbochs_cdev, &vd_fops);
  1109. cdev_add(&mbochs_cdev, mbochs_devt, MINORMASK);
  1110. pr_info("%s: major %d\n", __func__, MAJOR(mbochs_devt));
  1111. mbochs_class = class_create(THIS_MODULE, MBOCHS_CLASS_NAME);
  1112. if (IS_ERR(mbochs_class)) {
  1113. pr_err("Error: failed to register mbochs_dev class\n");
  1114. ret = PTR_ERR(mbochs_class);
  1115. goto failed1;
  1116. }
  1117. mbochs_dev.class = mbochs_class;
  1118. mbochs_dev.release = mbochs_device_release;
  1119. dev_set_name(&mbochs_dev, "%s", MBOCHS_NAME);
  1120. ret = device_register(&mbochs_dev);
  1121. if (ret)
  1122. goto failed2;
  1123. ret = mdev_register_device(&mbochs_dev, &mdev_fops);
  1124. if (ret)
  1125. goto failed3;
  1126. return 0;
  1127. failed3:
  1128. device_unregister(&mbochs_dev);
  1129. failed2:
  1130. class_destroy(mbochs_class);
  1131. failed1:
  1132. cdev_del(&mbochs_cdev);
  1133. unregister_chrdev_region(mbochs_devt, MINORMASK);
  1134. return ret;
  1135. }
  1136. static void __exit mbochs_dev_exit(void)
  1137. {
  1138. mbochs_dev.bus = NULL;
  1139. mdev_unregister_device(&mbochs_dev);
  1140. device_unregister(&mbochs_dev);
  1141. cdev_del(&mbochs_cdev);
  1142. unregister_chrdev_region(mbochs_devt, MINORMASK);
  1143. class_destroy(mbochs_class);
  1144. mbochs_class = NULL;
  1145. }
  1146. module_init(mbochs_dev_init)
  1147. module_exit(mbochs_dev_exit)