ark1668_aofan.c 4.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220
  1. #include <common.h>
  2. #include <dwmmc.h>
  3. #include <malloc.h>
  4. #include <debug_uart.h>
  5. #include <asm-generic/gpio.h>
  6. #include <asm/arch/ark-common.h>
  7. #include <asm/arch/ark1668-sysreg.h>
  8. DECLARE_GLOBAL_DATA_PTR;
  9. #define ARK1668_UPDATE_MAGIC "ada7f0c6-7c86-11e9-8f9e-2a86e4085a59"
  10. #define rSYS_SD_CLK_CFG *((volatile unsigned int *)(0xe4900058))
  11. #define rSYS_SD1_CLK_CFG *((volatile unsigned int *)(0xe490005c))
  12. #define rSYS_SOFT_RSTNA *((volatile unsigned int *)(0xe4900074))
  13. #define rSYS_SOFT_RSTNB *((volatile unsigned int *)(0xe4900078))
  14. #define rSYS_DDR_STATUS *((volatile unsigned int *)(0xe4900180))
  15. #define rSYS_PAD_CTRL05 *((volatile unsigned int *)(0xe49001d4))
  16. #define rSYS_PAD_CTRL06 *((volatile unsigned int *)(0xe49001d8))
  17. #define rSYS_PAD_CTRL0B *((volatile unsigned int *)(0xe49001ec))
  18. #define rREMAP (*(volatile unsigned int *)(0xe4400020))
  19. static void dwmci_select_pad(void)
  20. {
  21. unsigned int val;
  22. /* use sd/mmc 0 */
  23. val = rSYS_PAD_CTRL0B;
  24. val &= ~((0xF << 0) | (0x1 << 4));
  25. val |= ((0xF << 0) | (0x1 << 4));
  26. rSYS_PAD_CTRL0B = val;
  27. val = rSYS_PAD_CTRL05;
  28. val &= ~((0xF << 24) | (0xF << 28));
  29. val |= ((0x2 << 24) | (0x2 << 28));
  30. rSYS_PAD_CTRL05 = val;
  31. rSYS_SD_CLK_CFG = 0x00000420;
  32. /* use sd/mmc 1 */
  33. val = rSYS_PAD_CTRL06;
  34. val &= ~0x2222222;
  35. val |= 0x2222222;
  36. rSYS_PAD_CTRL06 = val;
  37. rSYS_SD1_CLK_CFG = 0x00000420;
  38. }
  39. static void dwmci_reset(void)
  40. {
  41. rSYS_SOFT_RSTNA &= ~((1 << 29) | (1 << 16));
  42. rSYS_SOFT_RSTNB &= ~(1 << 3);
  43. udelay(100);
  44. rSYS_SOFT_RSTNA |= ((1 << 29) | (1 << 16));
  45. rSYS_SOFT_RSTNB |= (1 << 3);
  46. }
  47. #define ARK_MMC_CLK 24000000
  48. int ark_dwmci_init(char *name, u32 regbase, int bus_width, int index)
  49. {
  50. struct dwmci_host *host = NULL;
  51. host = malloc(sizeof(struct dwmci_host));
  52. if (!host) {
  53. printf("dwmci_host malloc fail!\n");
  54. return 1;
  55. }
  56. memset(host, 0, sizeof(struct dwmci_host));
  57. dwmci_select_pad();
  58. dwmci_reset();
  59. host->name = name;
  60. host->ioaddr = (void *)regbase;
  61. host->buswidth = bus_width;
  62. host->dev_index = index;
  63. host->bus_hz = ARK_MMC_CLK;
  64. host->fifo_mode = 1;
  65. add_dwmci(host, host->bus_hz, 400000);
  66. return 0;
  67. }
  68. int board_mmc_init(bd_t * bis)
  69. {
  70. ark_dwmci_init("ARK_MMC0", 0xec400000, 4, 0);
  71. ark_dwmci_init("ARK_MMC1", 0xec800000, 4, 0);
  72. //ark_dwmci_init("ARK_MMC2",SDHC2_BASE, 4, 2);
  73. return 0;
  74. }
  75. int dram_init(void)
  76. {
  77. gd->ram_size = get_ram_size((void *)CONFIG_SYS_SDRAM_BASE, CONFIG_SYS_SDRAM_SIZE);
  78. return 0;
  79. }
  80. int board_init(void)
  81. {
  82. return 0;
  83. }
  84. #ifdef CONFIG_BOARD_EARLY_INIT_F
  85. int board_early_init_f(void)
  86. {
  87. #ifdef CONFIG_DEBUG_UART
  88. debug_uart_init();
  89. #endif
  90. return 0;
  91. }
  92. #endif
  93. int board_late_init(void)
  94. {
  95. char cmd[128];
  96. char *need_update;
  97. unsigned int loadaddr;
  98. int do_update = 0, update_from_mmc = 1;
  99. unsigned int val;
  100. //gpio5 high to power on
  101. val = read_sys_reg(0x1c0);;
  102. val &= ~(0xf << 12);
  103. write_sys_reg(val, 0x1c0);
  104. gpio_direction_output(5, 1);
  105. gpio_direction_input(1);
  106. if(!gpio_get_value(1)) {
  107. mdelay(20);
  108. if(!gpio_get_value(1)) {
  109. env_set("need_update", "yes");
  110. }
  111. }
  112. need_update = env_get("need_update");
  113. if (!strcmp(need_update, "yes")) {
  114. loadaddr = env_get_hex("loadaddr", 0);
  115. sprintf(cmd, "fatload %s %s %s update-magic", "mmc", env_get("sd_dev_part"), env_get("loadaddr"));
  116. run_command(cmd, 0);
  117. if (loadaddr && !memcmp((void *)loadaddr, ARK1668_UPDATE_MAGIC, strlen(ARK1668_UPDATE_MAGIC))) {
  118. do_update = 1;
  119. goto update_done;
  120. } else {
  121. printf("Wrong update magic, do not update from mmc.\n");
  122. }
  123. #ifdef CONFIG_USB_MUSB_HCD
  124. //use old musb driver
  125. run_command("usb start", 0);
  126. #endif
  127. sprintf(cmd, "fatload %s %s %s update-magic", "usb", "0", env_get("loadaddr"));
  128. run_command(cmd, 0);
  129. if (loadaddr && !memcmp((void *)loadaddr, ARK1668_UPDATE_MAGIC, strlen(ARK1668_UPDATE_MAGIC))) {
  130. do_update = 1;
  131. update_from_mmc = 0;
  132. } else {
  133. printf("Wrong update magic, do not update from usb.\n");
  134. }
  135. }
  136. update_done:
  137. if (do_update) {
  138. run_command("nand erase.part userdata", 0);
  139. env_set("need_update", "no");
  140. env_set("do_update", "yes");
  141. if (update_from_mmc) {
  142. printf("update form mmc...\n");
  143. env_set("update_dev_type", "mmc");
  144. env_set("update_dev_part", env_get("sd_dev_part"));
  145. } else {
  146. printf("update form usb...\n");
  147. env_set("update_dev_type", "usb");
  148. env_set("update_dev_part", "0");
  149. }
  150. } else {
  151. env_set("do_update", "no");
  152. }
  153. return 0;
  154. }
  155. #ifdef CONFIG_SPL_BUILD
  156. void mem_init(void)
  157. {
  158. int ret;
  159. gpio_direction_output(8, 1);
  160. udelay(10);
  161. reset:
  162. /* controller reset */
  163. rSYS_SOFT_RSTNA |= 1 << 8;
  164. rSYS_SOFT_RSTNB |= 0x3 << 10;
  165. udelay(1);
  166. rSYS_SOFT_RSTNA &= ~(1 << 8);
  167. rSYS_SOFT_RSTNB &= ~(0x3 << 10);
  168. udelay(10);
  169. rSYS_SOFT_RSTNA |= 1 << 8;
  170. rSYS_SOFT_RSTNB |= 0x3 << 10;
  171. udelay(10);
  172. ddr3_sdramc_init();
  173. udelay(1500);
  174. if (rSYS_DDR_STATUS & (1 << 2)) //train error
  175. goto reset;
  176. udelay(1);
  177. ret = ddr3_data_training(0);
  178. if (ret) {
  179. udelay(1);
  180. goto reset;
  181. }
  182. udelay(1);
  183. rREMAP = 1;
  184. udelay(10);
  185. printf("remap...\n");
  186. }
  187. #endif