fpga.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2000, 2001
  4. * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
  5. */
  6. /*
  7. * FPGA support
  8. */
  9. #include <common.h>
  10. #include <command.h>
  11. #include <fpga.h>
  12. #include <fs.h>
  13. #include <malloc.h>
  14. /* Local functions */
  15. static int fpga_get_op(char *opstr);
  16. /* Local defines */
  17. enum {
  18. FPGA_NONE = -1,
  19. FPGA_INFO,
  20. FPGA_LOAD,
  21. FPGA_LOADB,
  22. FPGA_DUMP,
  23. FPGA_LOADMK,
  24. FPGA_LOADP,
  25. FPGA_LOADBP,
  26. FPGA_LOADFS,
  27. FPGA_LOADS,
  28. };
  29. /* ------------------------------------------------------------------------- */
  30. /* command form:
  31. * fpga <op> <device number> <data addr> <datasize>
  32. * where op is 'load', 'dump', or 'info'
  33. * If there is no device number field, the fpga environment variable is used.
  34. * If there is no data addr field, the fpgadata environment variable is used.
  35. * The info command requires no data address field.
  36. */
  37. int do_fpga(cmd_tbl_t *cmdtp, int flag, int argc, char *const argv[])
  38. {
  39. int op, dev = FPGA_INVALID_DEVICE;
  40. size_t data_size = 0;
  41. void *fpga_data = NULL;
  42. char *devstr = env_get("fpga");
  43. char *datastr = env_get("fpgadata");
  44. int rc = FPGA_FAIL;
  45. int wrong_parms = 0;
  46. #if defined(CONFIG_FIT)
  47. const char *fit_uname = NULL;
  48. ulong fit_addr;
  49. #endif
  50. #if defined(CONFIG_CMD_FPGA_LOADFS)
  51. fpga_fs_info fpga_fsinfo;
  52. fpga_fsinfo.fstype = FS_TYPE_ANY;
  53. #endif
  54. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  55. struct fpga_secure_info fpga_sec_info;
  56. memset(&fpga_sec_info, 0, sizeof(fpga_sec_info));
  57. #endif
  58. if (devstr)
  59. dev = (int) simple_strtoul(devstr, NULL, 16);
  60. if (datastr)
  61. fpga_data = (void *)simple_strtoul(datastr, NULL, 16);
  62. if (argc > 9 || argc < 2) {
  63. debug("%s: Too many or too few args (%d)\n", __func__, argc);
  64. return CMD_RET_USAGE;
  65. }
  66. op = (int)fpga_get_op(argv[1]);
  67. switch (op) {
  68. #if defined(CONFIG_CMD_FPGA_LOADFS)
  69. case FPGA_LOADFS:
  70. if (argc < 9)
  71. return CMD_RET_USAGE;
  72. fpga_fsinfo.blocksize = (unsigned int)
  73. simple_strtoul(argv[5], NULL, 16);
  74. fpga_fsinfo.interface = argv[6];
  75. fpga_fsinfo.dev_part = argv[7];
  76. fpga_fsinfo.filename = argv[8];
  77. argc = 5;
  78. break;
  79. #endif
  80. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  81. case FPGA_LOADS:
  82. if (argc < 7)
  83. return CMD_RET_USAGE;
  84. if (argc == 8)
  85. fpga_sec_info.userkey_addr = (u8 *)(uintptr_t)
  86. simple_strtoull(argv[7],
  87. NULL, 16);
  88. fpga_sec_info.encflag = (u8)simple_strtoul(argv[6], NULL, 16);
  89. fpga_sec_info.authflag = (u8)simple_strtoul(argv[5], NULL, 16);
  90. argc = 5;
  91. break;
  92. #endif
  93. default:
  94. break;
  95. }
  96. switch (argc) {
  97. case 5: /* fpga <op> <dev> <data> <datasize> */
  98. data_size = simple_strtoul(argv[4], NULL, 16);
  99. case 4: /* fpga <op> <dev> <data> */
  100. #if defined(CONFIG_FIT)
  101. if (fit_parse_subimage(argv[3], (ulong)fpga_data,
  102. &fit_addr, &fit_uname)) {
  103. fpga_data = (void *)fit_addr;
  104. debug("* fpga: subimage '%s' from FIT image ",
  105. fit_uname);
  106. debug("at 0x%08lx\n", fit_addr);
  107. } else
  108. #endif
  109. {
  110. fpga_data = (void *)simple_strtoul(argv[3], NULL, 16);
  111. debug("* fpga: cmdline image address = 0x%08lx\n",
  112. (ulong)fpga_data);
  113. }
  114. debug("%s: fpga_data = 0x%lx\n", __func__, (ulong)fpga_data);
  115. case 3: /* fpga <op> <dev | data addr> */
  116. dev = (int)simple_strtoul(argv[2], NULL, 16);
  117. debug("%s: device = %d\n", __func__, dev);
  118. /* FIXME - this is a really weak test */
  119. if ((argc == 3) && (dev > fpga_count())) {
  120. /* must be buffer ptr */
  121. debug("%s: Assuming buffer pointer in arg 3\n",
  122. __func__);
  123. #if defined(CONFIG_FIT)
  124. if (fit_parse_subimage(argv[2], (ulong)fpga_data,
  125. &fit_addr, &fit_uname)) {
  126. fpga_data = (void *)fit_addr;
  127. debug("* fpga: subimage '%s' from FIT image ",
  128. fit_uname);
  129. debug("at 0x%08lx\n", fit_addr);
  130. } else
  131. #endif
  132. {
  133. fpga_data = (void *)(uintptr_t)dev;
  134. debug("* fpga: cmdline image addr = 0x%08lx\n",
  135. (ulong)fpga_data);
  136. }
  137. debug("%s: fpga_data = 0x%lx\n",
  138. __func__, (ulong)fpga_data);
  139. dev = FPGA_INVALID_DEVICE; /* reset device num */
  140. }
  141. }
  142. if (dev == FPGA_INVALID_DEVICE) {
  143. puts("FPGA device not specified\n");
  144. op = FPGA_NONE;
  145. }
  146. switch (op) {
  147. case FPGA_NONE:
  148. case FPGA_INFO:
  149. break;
  150. #if defined(CONFIG_CMD_FPGA_LOADFS)
  151. case FPGA_LOADFS:
  152. /* Blocksize can be zero */
  153. if (!fpga_fsinfo.interface || !fpga_fsinfo.dev_part ||
  154. !fpga_fsinfo.filename)
  155. wrong_parms = 1;
  156. break;
  157. #endif
  158. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  159. case FPGA_LOADS:
  160. if (fpga_sec_info.authflag >= FPGA_NO_ENC_OR_NO_AUTH &&
  161. fpga_sec_info.encflag >= FPGA_NO_ENC_OR_NO_AUTH) {
  162. puts("ERR: use <fpga load> for NonSecure bitstream\n");
  163. wrong_parms = 1;
  164. }
  165. if (fpga_sec_info.encflag == FPGA_ENC_USR_KEY &&
  166. !fpga_sec_info.userkey_addr) {
  167. wrong_parms = 1;
  168. puts("ERR:User key not provided\n");
  169. }
  170. break;
  171. #endif
  172. case FPGA_LOAD:
  173. case FPGA_LOADP:
  174. case FPGA_LOADB:
  175. case FPGA_LOADBP:
  176. case FPGA_DUMP:
  177. if (!fpga_data || !data_size)
  178. wrong_parms = 1;
  179. break;
  180. #if defined(CONFIG_CMD_FPGA_LOADMK)
  181. case FPGA_LOADMK:
  182. if (!fpga_data)
  183. wrong_parms = 1;
  184. break;
  185. #endif
  186. }
  187. if (wrong_parms) {
  188. puts("Wrong parameters for FPGA request\n");
  189. op = FPGA_NONE;
  190. }
  191. switch (op) {
  192. case FPGA_NONE:
  193. return CMD_RET_USAGE;
  194. case FPGA_INFO:
  195. rc = fpga_info(dev);
  196. break;
  197. case FPGA_LOAD:
  198. rc = fpga_load(dev, fpga_data, data_size, BIT_FULL);
  199. break;
  200. #if defined(CONFIG_CMD_FPGA_LOADP)
  201. case FPGA_LOADP:
  202. rc = fpga_load(dev, fpga_data, data_size, BIT_PARTIAL);
  203. break;
  204. #endif
  205. case FPGA_LOADB:
  206. rc = fpga_loadbitstream(dev, fpga_data, data_size, BIT_FULL);
  207. break;
  208. #if defined(CONFIG_CMD_FPGA_LOADBP)
  209. case FPGA_LOADBP:
  210. rc = fpga_loadbitstream(dev, fpga_data, data_size, BIT_PARTIAL);
  211. break;
  212. #endif
  213. #if defined(CONFIG_CMD_FPGA_LOADFS)
  214. case FPGA_LOADFS:
  215. rc = fpga_fsload(dev, fpga_data, data_size, &fpga_fsinfo);
  216. break;
  217. #endif
  218. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  219. case FPGA_LOADS:
  220. rc = fpga_loads(dev, fpga_data, data_size, &fpga_sec_info);
  221. break;
  222. #endif
  223. #if defined(CONFIG_CMD_FPGA_LOADMK)
  224. case FPGA_LOADMK:
  225. switch (genimg_get_format(fpga_data)) {
  226. #if defined(CONFIG_IMAGE_FORMAT_LEGACY)
  227. case IMAGE_FORMAT_LEGACY:
  228. {
  229. image_header_t *hdr =
  230. (image_header_t *)fpga_data;
  231. ulong data;
  232. uint8_t comp;
  233. comp = image_get_comp(hdr);
  234. if (comp == IH_COMP_GZIP) {
  235. #if defined(CONFIG_GZIP)
  236. ulong image_buf = image_get_data(hdr);
  237. data = image_get_load(hdr);
  238. ulong image_size = ~0UL;
  239. if (gunzip((void *)data, ~0UL,
  240. (void *)image_buf,
  241. &image_size) != 0) {
  242. puts("GUNZIP: error\n");
  243. return 1;
  244. }
  245. data_size = image_size;
  246. #else
  247. puts("Gunzip image is not supported\n");
  248. return 1;
  249. #endif
  250. } else {
  251. data = (ulong)image_get_data(hdr);
  252. data_size = image_get_data_size(hdr);
  253. }
  254. rc = fpga_load(dev, (void *)data, data_size,
  255. BIT_FULL);
  256. }
  257. break;
  258. #endif
  259. #if defined(CONFIG_FIT)
  260. case IMAGE_FORMAT_FIT:
  261. {
  262. const void *fit_hdr = (const void *)fpga_data;
  263. int noffset;
  264. const void *fit_data;
  265. if (fit_uname == NULL) {
  266. puts("No FIT subimage unit name\n");
  267. return 1;
  268. }
  269. if (!fit_check_format(fit_hdr)) {
  270. puts("Bad FIT image format\n");
  271. return 1;
  272. }
  273. /* get fpga component image node offset */
  274. noffset = fit_image_get_node(fit_hdr,
  275. fit_uname);
  276. if (noffset < 0) {
  277. printf("Can't find '%s' FIT subimage\n",
  278. fit_uname);
  279. return 1;
  280. }
  281. /* verify integrity */
  282. if (!fit_image_verify(fit_hdr, noffset)) {
  283. puts ("Bad Data Hash\n");
  284. return 1;
  285. }
  286. /* get fpga subimage data address and length */
  287. if (fit_image_get_data(fit_hdr, noffset,
  288. &fit_data, &data_size)) {
  289. puts("Fpga subimage data not found\n");
  290. return 1;
  291. }
  292. rc = fpga_load(dev, fit_data, data_size,
  293. BIT_FULL);
  294. }
  295. break;
  296. #endif
  297. default:
  298. puts("** Unknown image type\n");
  299. rc = FPGA_FAIL;
  300. break;
  301. }
  302. break;
  303. #endif
  304. case FPGA_DUMP:
  305. rc = fpga_dump(dev, fpga_data, data_size);
  306. break;
  307. default:
  308. printf("Unknown operation\n");
  309. return CMD_RET_USAGE;
  310. }
  311. return rc;
  312. }
  313. /*
  314. * Map op to supported operations. We don't use a table since we
  315. * would just have to relocate it from flash anyway.
  316. */
  317. static int fpga_get_op(char *opstr)
  318. {
  319. int op = FPGA_NONE;
  320. if (!strcmp("info", opstr))
  321. op = FPGA_INFO;
  322. else if (!strcmp("loadb", opstr))
  323. op = FPGA_LOADB;
  324. else if (!strcmp("load", opstr))
  325. op = FPGA_LOAD;
  326. #if defined(CONFIG_CMD_FPGA_LOADP)
  327. else if (!strcmp("loadp", opstr))
  328. op = FPGA_LOADP;
  329. #endif
  330. #if defined(CONFIG_CMD_FPGA_LOADBP)
  331. else if (!strcmp("loadbp", opstr))
  332. op = FPGA_LOADBP;
  333. #endif
  334. #if defined(CONFIG_CMD_FPGA_LOADFS)
  335. else if (!strcmp("loadfs", opstr))
  336. op = FPGA_LOADFS;
  337. #endif
  338. #if defined(CONFIG_CMD_FPGA_LOADMK)
  339. else if (!strcmp("loadmk", opstr))
  340. op = FPGA_LOADMK;
  341. #endif
  342. else if (!strcmp("dump", opstr))
  343. op = FPGA_DUMP;
  344. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  345. else if (!strcmp("loads", opstr))
  346. op = FPGA_LOADS;
  347. #endif
  348. if (op == FPGA_NONE)
  349. printf("Unknown fpga operation \"%s\"\n", opstr);
  350. return op;
  351. }
  352. #if defined(CONFIG_CMD_FPGA_LOADFS) || defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  353. U_BOOT_CMD(fpga, 9, 1, do_fpga,
  354. #else
  355. U_BOOT_CMD(fpga, 6, 1, do_fpga,
  356. #endif
  357. "loadable FPGA image support",
  358. "[operation type] [device number] [image address] [image size]\n"
  359. "fpga operations:\n"
  360. " dump\t[dev] [address] [size]\tLoad device to memory buffer\n"
  361. " info\t[dev]\t\t\tlist known device information\n"
  362. " load\t[dev] [address] [size]\tLoad device from memory buffer\n"
  363. #if defined(CONFIG_CMD_FPGA_LOADP)
  364. " loadp\t[dev] [address] [size]\t"
  365. "Load device from memory buffer with partial bitstream\n"
  366. #endif
  367. " loadb\t[dev] [address] [size]\t"
  368. "Load device from bitstream buffer (Xilinx only)\n"
  369. #if defined(CONFIG_CMD_FPGA_LOADBP)
  370. " loadbp\t[dev] [address] [size]\t"
  371. "Load device from bitstream buffer with partial bitstream"
  372. "(Xilinx only)\n"
  373. #endif
  374. #if defined(CONFIG_CMD_FPGA_LOADFS)
  375. "Load device from filesystem (FAT by default) (Xilinx only)\n"
  376. " loadfs [dev] [address] [image size] [blocksize] <interface>\n"
  377. " [<dev[:part]>] <filename>\n"
  378. #endif
  379. #if defined(CONFIG_CMD_FPGA_LOADMK)
  380. " loadmk [dev] [address]\tLoad device generated with mkimage"
  381. #if defined(CONFIG_FIT)
  382. "\n"
  383. "\tFor loadmk operating on FIT format uImage address must include\n"
  384. "\tsubimage unit name in the form of addr:<subimg_uname>"
  385. #endif
  386. #endif
  387. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  388. "Load encrypted bitstream (Xilinx only)\n"
  389. " loads [dev] [address] [size] [auth-OCM-0/DDR-1/noauth-2]\n"
  390. " [enc-devkey(0)/userkey(1)/nenc(2) [Userkey address]\n"
  391. "Loads the secure bistreams(authenticated/encrypted/both\n"
  392. "authenticated and encrypted) of [size] from [address].\n"
  393. "The auth-OCM/DDR flag specifies to perform authentication\n"
  394. "in OCM or in DDR. 0 for OCM, 1 for DDR, 2 for no authentication.\n"
  395. "The enc flag specifies which key to be used for decryption\n"
  396. "0-device key, 1-user key, 2-no encryption.\n"
  397. "The optional Userkey address specifies from which address key\n"
  398. "has to be used for decryption if user key is selected.\n"
  399. "NOTE: the sceure bitstream has to be created using xilinx\n"
  400. "bootgen tool only.\n"
  401. #endif
  402. );