firmware.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531
  1. /*
  2. * NCI based driver for Samsung S3FWRN5 NFC chip
  3. *
  4. * Copyright (C) 2015 Samsung Electrnoics
  5. * Robert Baldyga <r.baldyga@samsung.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms and conditions of the GNU General Public License,
  9. * version 2 or later, as published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #include <linux/completion.h>
  20. #include <linux/firmware.h>
  21. #include <crypto/hash.h>
  22. #include <crypto/sha.h>
  23. #include "s3fwrn5.h"
  24. #include "firmware.h"
  25. struct s3fwrn5_fw_version {
  26. __u8 major;
  27. __u8 build1;
  28. __u8 build2;
  29. __u8 target;
  30. };
  31. static int s3fwrn5_fw_send_msg(struct s3fwrn5_fw_info *fw_info,
  32. struct sk_buff *msg, struct sk_buff **rsp)
  33. {
  34. struct s3fwrn5_info *info =
  35. container_of(fw_info, struct s3fwrn5_info, fw_info);
  36. long ret;
  37. reinit_completion(&fw_info->completion);
  38. ret = s3fwrn5_write(info, msg);
  39. if (ret < 0)
  40. return ret;
  41. ret = wait_for_completion_interruptible_timeout(
  42. &fw_info->completion, msecs_to_jiffies(1000));
  43. if (ret < 0)
  44. return ret;
  45. else if (ret == 0)
  46. return -ENXIO;
  47. if (!fw_info->rsp)
  48. return -EINVAL;
  49. *rsp = fw_info->rsp;
  50. fw_info->rsp = NULL;
  51. return 0;
  52. }
  53. static int s3fwrn5_fw_prep_msg(struct s3fwrn5_fw_info *fw_info,
  54. struct sk_buff **msg, u8 type, u8 code, const void *data, u16 len)
  55. {
  56. struct s3fwrn5_fw_header hdr;
  57. struct sk_buff *skb;
  58. hdr.type = type | fw_info->parity;
  59. fw_info->parity ^= 0x80;
  60. hdr.code = code;
  61. hdr.len = len;
  62. skb = alloc_skb(S3FWRN5_FW_HDR_SIZE + len, GFP_KERNEL);
  63. if (!skb)
  64. return -ENOMEM;
  65. skb_put_data(skb, &hdr, S3FWRN5_FW_HDR_SIZE);
  66. if (len)
  67. skb_put_data(skb, data, len);
  68. *msg = skb;
  69. return 0;
  70. }
  71. static int s3fwrn5_fw_get_bootinfo(struct s3fwrn5_fw_info *fw_info,
  72. struct s3fwrn5_fw_cmd_get_bootinfo_rsp *bootinfo)
  73. {
  74. struct sk_buff *msg, *rsp = NULL;
  75. struct s3fwrn5_fw_header *hdr;
  76. int ret;
  77. /* Send GET_BOOTINFO command */
  78. ret = s3fwrn5_fw_prep_msg(fw_info, &msg, S3FWRN5_FW_MSG_CMD,
  79. S3FWRN5_FW_CMD_GET_BOOTINFO, NULL, 0);
  80. if (ret < 0)
  81. return ret;
  82. ret = s3fwrn5_fw_send_msg(fw_info, msg, &rsp);
  83. kfree_skb(msg);
  84. if (ret < 0)
  85. return ret;
  86. hdr = (struct s3fwrn5_fw_header *) rsp->data;
  87. if (hdr->code != S3FWRN5_FW_RET_SUCCESS) {
  88. ret = -EINVAL;
  89. goto out;
  90. }
  91. memcpy(bootinfo, rsp->data + S3FWRN5_FW_HDR_SIZE, 10);
  92. out:
  93. kfree_skb(rsp);
  94. return ret;
  95. }
  96. static int s3fwrn5_fw_enter_update_mode(struct s3fwrn5_fw_info *fw_info,
  97. const void *hash_data, u16 hash_size,
  98. const void *sig_data, u16 sig_size)
  99. {
  100. struct s3fwrn5_fw_cmd_enter_updatemode args;
  101. struct sk_buff *msg, *rsp = NULL;
  102. struct s3fwrn5_fw_header *hdr;
  103. int ret;
  104. /* Send ENTER_UPDATE_MODE command */
  105. args.hashcode_size = hash_size;
  106. args.signature_size = sig_size;
  107. ret = s3fwrn5_fw_prep_msg(fw_info, &msg, S3FWRN5_FW_MSG_CMD,
  108. S3FWRN5_FW_CMD_ENTER_UPDATE_MODE, &args, sizeof(args));
  109. if (ret < 0)
  110. return ret;
  111. ret = s3fwrn5_fw_send_msg(fw_info, msg, &rsp);
  112. kfree_skb(msg);
  113. if (ret < 0)
  114. return ret;
  115. hdr = (struct s3fwrn5_fw_header *) rsp->data;
  116. if (hdr->code != S3FWRN5_FW_RET_SUCCESS) {
  117. ret = -EPROTO;
  118. goto out;
  119. }
  120. kfree_skb(rsp);
  121. /* Send hashcode data */
  122. ret = s3fwrn5_fw_prep_msg(fw_info, &msg, S3FWRN5_FW_MSG_DATA, 0,
  123. hash_data, hash_size);
  124. if (ret < 0)
  125. return ret;
  126. ret = s3fwrn5_fw_send_msg(fw_info, msg, &rsp);
  127. kfree_skb(msg);
  128. if (ret < 0)
  129. return ret;
  130. hdr = (struct s3fwrn5_fw_header *) rsp->data;
  131. if (hdr->code != S3FWRN5_FW_RET_SUCCESS) {
  132. ret = -EPROTO;
  133. goto out;
  134. }
  135. kfree_skb(rsp);
  136. /* Send signature data */
  137. ret = s3fwrn5_fw_prep_msg(fw_info, &msg, S3FWRN5_FW_MSG_DATA, 0,
  138. sig_data, sig_size);
  139. if (ret < 0)
  140. return ret;
  141. ret = s3fwrn5_fw_send_msg(fw_info, msg, &rsp);
  142. kfree_skb(msg);
  143. if (ret < 0)
  144. return ret;
  145. hdr = (struct s3fwrn5_fw_header *) rsp->data;
  146. if (hdr->code != S3FWRN5_FW_RET_SUCCESS)
  147. ret = -EPROTO;
  148. out:
  149. kfree_skb(rsp);
  150. return ret;
  151. }
  152. static int s3fwrn5_fw_update_sector(struct s3fwrn5_fw_info *fw_info,
  153. u32 base_addr, const void *data)
  154. {
  155. struct s3fwrn5_fw_cmd_update_sector args;
  156. struct sk_buff *msg, *rsp = NULL;
  157. struct s3fwrn5_fw_header *hdr;
  158. int ret, i;
  159. /* Send UPDATE_SECTOR command */
  160. args.base_address = base_addr;
  161. ret = s3fwrn5_fw_prep_msg(fw_info, &msg, S3FWRN5_FW_MSG_CMD,
  162. S3FWRN5_FW_CMD_UPDATE_SECTOR, &args, sizeof(args));
  163. if (ret < 0)
  164. return ret;
  165. ret = s3fwrn5_fw_send_msg(fw_info, msg, &rsp);
  166. kfree_skb(msg);
  167. if (ret < 0)
  168. return ret;
  169. hdr = (struct s3fwrn5_fw_header *) rsp->data;
  170. if (hdr->code != S3FWRN5_FW_RET_SUCCESS) {
  171. ret = -EPROTO;
  172. goto err;
  173. }
  174. kfree_skb(rsp);
  175. /* Send data split into 256-byte packets */
  176. for (i = 0; i < 16; ++i) {
  177. ret = s3fwrn5_fw_prep_msg(fw_info, &msg,
  178. S3FWRN5_FW_MSG_DATA, 0, data+256*i, 256);
  179. if (ret < 0)
  180. break;
  181. ret = s3fwrn5_fw_send_msg(fw_info, msg, &rsp);
  182. kfree_skb(msg);
  183. if (ret < 0)
  184. break;
  185. hdr = (struct s3fwrn5_fw_header *) rsp->data;
  186. if (hdr->code != S3FWRN5_FW_RET_SUCCESS) {
  187. ret = -EPROTO;
  188. goto err;
  189. }
  190. kfree_skb(rsp);
  191. }
  192. return ret;
  193. err:
  194. kfree_skb(rsp);
  195. return ret;
  196. }
  197. static int s3fwrn5_fw_complete_update_mode(struct s3fwrn5_fw_info *fw_info)
  198. {
  199. struct sk_buff *msg, *rsp = NULL;
  200. struct s3fwrn5_fw_header *hdr;
  201. int ret;
  202. /* Send COMPLETE_UPDATE_MODE command */
  203. ret = s3fwrn5_fw_prep_msg(fw_info, &msg, S3FWRN5_FW_MSG_CMD,
  204. S3FWRN5_FW_CMD_COMPLETE_UPDATE_MODE, NULL, 0);
  205. if (ret < 0)
  206. return ret;
  207. ret = s3fwrn5_fw_send_msg(fw_info, msg, &rsp);
  208. kfree_skb(msg);
  209. if (ret < 0)
  210. return ret;
  211. hdr = (struct s3fwrn5_fw_header *) rsp->data;
  212. if (hdr->code != S3FWRN5_FW_RET_SUCCESS)
  213. ret = -EPROTO;
  214. kfree_skb(rsp);
  215. return ret;
  216. }
  217. /*
  218. * Firmware header stucture:
  219. *
  220. * 0x00 - 0x0B : Date and time string (w/o NUL termination)
  221. * 0x10 - 0x13 : Firmware version
  222. * 0x14 - 0x17 : Signature address
  223. * 0x18 - 0x1B : Signature size
  224. * 0x1C - 0x1F : Firmware image address
  225. * 0x20 - 0x23 : Firmware sectors count
  226. * 0x24 - 0x27 : Custom signature address
  227. * 0x28 - 0x2B : Custom signature size
  228. */
  229. #define S3FWRN5_FW_IMAGE_HEADER_SIZE 44
  230. static int s3fwrn5_fw_request_firmware(struct s3fwrn5_fw_info *fw_info)
  231. {
  232. struct s3fwrn5_fw_image *fw = &fw_info->fw;
  233. u32 sig_off;
  234. u32 image_off;
  235. u32 custom_sig_off;
  236. int ret;
  237. ret = request_firmware(&fw->fw, fw_info->fw_name,
  238. &fw_info->ndev->nfc_dev->dev);
  239. if (ret < 0)
  240. return ret;
  241. if (fw->fw->size < S3FWRN5_FW_IMAGE_HEADER_SIZE) {
  242. release_firmware(fw->fw);
  243. return -EINVAL;
  244. }
  245. memcpy(fw->date, fw->fw->data + 0x00, 12);
  246. fw->date[12] = '\0';
  247. memcpy(&fw->version, fw->fw->data + 0x10, 4);
  248. memcpy(&sig_off, fw->fw->data + 0x14, 4);
  249. fw->sig = fw->fw->data + sig_off;
  250. memcpy(&fw->sig_size, fw->fw->data + 0x18, 4);
  251. memcpy(&image_off, fw->fw->data + 0x1C, 4);
  252. fw->image = fw->fw->data + image_off;
  253. memcpy(&fw->image_sectors, fw->fw->data + 0x20, 4);
  254. memcpy(&custom_sig_off, fw->fw->data + 0x24, 4);
  255. fw->custom_sig = fw->fw->data + custom_sig_off;
  256. memcpy(&fw->custom_sig_size, fw->fw->data + 0x28, 4);
  257. return 0;
  258. }
  259. static void s3fwrn5_fw_release_firmware(struct s3fwrn5_fw_info *fw_info)
  260. {
  261. release_firmware(fw_info->fw.fw);
  262. }
  263. static int s3fwrn5_fw_get_base_addr(
  264. struct s3fwrn5_fw_cmd_get_bootinfo_rsp *bootinfo, u32 *base_addr)
  265. {
  266. int i;
  267. static const struct {
  268. u8 version[4];
  269. u32 base_addr;
  270. } match[] = {
  271. {{0x05, 0x00, 0x00, 0x00}, 0x00005000},
  272. {{0x05, 0x00, 0x00, 0x01}, 0x00003000},
  273. {{0x05, 0x00, 0x00, 0x02}, 0x00003000},
  274. {{0x05, 0x00, 0x00, 0x03}, 0x00003000},
  275. {{0x05, 0x00, 0x00, 0x05}, 0x00003000}
  276. };
  277. for (i = 0; i < ARRAY_SIZE(match); ++i)
  278. if (bootinfo->hw_version[0] == match[i].version[0] &&
  279. bootinfo->hw_version[1] == match[i].version[1] &&
  280. bootinfo->hw_version[3] == match[i].version[3]) {
  281. *base_addr = match[i].base_addr;
  282. return 0;
  283. }
  284. return -EINVAL;
  285. }
  286. static inline bool
  287. s3fwrn5_fw_is_custom(struct s3fwrn5_fw_cmd_get_bootinfo_rsp *bootinfo)
  288. {
  289. return !!bootinfo->hw_version[2];
  290. }
  291. int s3fwrn5_fw_setup(struct s3fwrn5_fw_info *fw_info)
  292. {
  293. struct s3fwrn5_fw_cmd_get_bootinfo_rsp bootinfo;
  294. int ret;
  295. /* Get firmware data */
  296. ret = s3fwrn5_fw_request_firmware(fw_info);
  297. if (ret < 0) {
  298. dev_err(&fw_info->ndev->nfc_dev->dev,
  299. "Failed to get fw file, ret=%02x\n", ret);
  300. return ret;
  301. }
  302. /* Get bootloader info */
  303. ret = s3fwrn5_fw_get_bootinfo(fw_info, &bootinfo);
  304. if (ret < 0) {
  305. dev_err(&fw_info->ndev->nfc_dev->dev,
  306. "Failed to get bootinfo, ret=%02x\n", ret);
  307. goto err;
  308. }
  309. /* Match hardware version to obtain firmware base address */
  310. ret = s3fwrn5_fw_get_base_addr(&bootinfo, &fw_info->base_addr);
  311. if (ret < 0) {
  312. dev_err(&fw_info->ndev->nfc_dev->dev,
  313. "Unknown hardware version\n");
  314. goto err;
  315. }
  316. fw_info->sector_size = bootinfo.sector_size;
  317. fw_info->sig_size = s3fwrn5_fw_is_custom(&bootinfo) ?
  318. fw_info->fw.custom_sig_size : fw_info->fw.sig_size;
  319. fw_info->sig = s3fwrn5_fw_is_custom(&bootinfo) ?
  320. fw_info->fw.custom_sig : fw_info->fw.sig;
  321. return 0;
  322. err:
  323. s3fwrn5_fw_release_firmware(fw_info);
  324. return ret;
  325. }
  326. bool s3fwrn5_fw_check_version(struct s3fwrn5_fw_info *fw_info, u32 version)
  327. {
  328. struct s3fwrn5_fw_version *new = (void *) &fw_info->fw.version;
  329. struct s3fwrn5_fw_version *old = (void *) &version;
  330. if (new->major > old->major)
  331. return true;
  332. if (new->build1 > old->build1)
  333. return true;
  334. if (new->build2 > old->build2)
  335. return true;
  336. return false;
  337. }
  338. int s3fwrn5_fw_download(struct s3fwrn5_fw_info *fw_info)
  339. {
  340. struct s3fwrn5_fw_image *fw = &fw_info->fw;
  341. u8 hash_data[SHA1_DIGEST_SIZE];
  342. struct crypto_shash *tfm;
  343. u32 image_size, off;
  344. int ret;
  345. image_size = fw_info->sector_size * fw->image_sectors;
  346. /* Compute SHA of firmware data */
  347. tfm = crypto_alloc_shash("sha1", 0, 0);
  348. if (IS_ERR(tfm)) {
  349. ret = PTR_ERR(tfm);
  350. dev_err(&fw_info->ndev->nfc_dev->dev,
  351. "Cannot allocate shash (code=%d)\n", ret);
  352. goto out;
  353. }
  354. {
  355. SHASH_DESC_ON_STACK(desc, tfm);
  356. desc->tfm = tfm;
  357. desc->flags = CRYPTO_TFM_REQ_MAY_SLEEP;
  358. ret = crypto_shash_digest(desc, fw->image, image_size,
  359. hash_data);
  360. shash_desc_zero(desc);
  361. }
  362. crypto_free_shash(tfm);
  363. if (ret) {
  364. dev_err(&fw_info->ndev->nfc_dev->dev,
  365. "Cannot compute hash (code=%d)\n", ret);
  366. goto out;
  367. }
  368. /* Firmware update process */
  369. dev_info(&fw_info->ndev->nfc_dev->dev,
  370. "Firmware update: %s\n", fw_info->fw_name);
  371. ret = s3fwrn5_fw_enter_update_mode(fw_info, hash_data,
  372. SHA1_DIGEST_SIZE, fw_info->sig, fw_info->sig_size);
  373. if (ret < 0) {
  374. dev_err(&fw_info->ndev->nfc_dev->dev,
  375. "Unable to enter update mode\n");
  376. goto out;
  377. }
  378. for (off = 0; off < image_size; off += fw_info->sector_size) {
  379. ret = s3fwrn5_fw_update_sector(fw_info,
  380. fw_info->base_addr + off, fw->image + off);
  381. if (ret < 0) {
  382. dev_err(&fw_info->ndev->nfc_dev->dev,
  383. "Firmware update error (code=%d)\n", ret);
  384. goto out;
  385. }
  386. }
  387. ret = s3fwrn5_fw_complete_update_mode(fw_info);
  388. if (ret < 0) {
  389. dev_err(&fw_info->ndev->nfc_dev->dev,
  390. "Unable to complete update mode\n");
  391. goto out;
  392. }
  393. dev_info(&fw_info->ndev->nfc_dev->dev,
  394. "Firmware update: success\n");
  395. out:
  396. return ret;
  397. }
  398. void s3fwrn5_fw_init(struct s3fwrn5_fw_info *fw_info, const char *fw_name)
  399. {
  400. fw_info->parity = 0x00;
  401. fw_info->rsp = NULL;
  402. fw_info->fw.fw = NULL;
  403. strcpy(fw_info->fw_name, fw_name);
  404. init_completion(&fw_info->completion);
  405. }
  406. void s3fwrn5_fw_cleanup(struct s3fwrn5_fw_info *fw_info)
  407. {
  408. s3fwrn5_fw_release_firmware(fw_info);
  409. }
  410. int s3fwrn5_fw_recv_frame(struct nci_dev *ndev, struct sk_buff *skb)
  411. {
  412. struct s3fwrn5_info *info = nci_get_drvdata(ndev);
  413. struct s3fwrn5_fw_info *fw_info = &info->fw_info;
  414. BUG_ON(fw_info->rsp);
  415. fw_info->rsp = skb;
  416. complete(&fw_info->completion);
  417. return 0;
  418. }