sys_proto.h 684 B

1234567891011121314151617181920212223242526272829303132
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2016 Rockchip Electronics Co.,Ltd
  4. */
  5. #ifndef _ASM_ARCH_SYS_PROTO_H
  6. #define _ASM_ARCH_SYS_PROTO_H
  7. #ifdef CONFIG_ROCKCHIP_RK3288
  8. #include <asm/armv7.h>
  9. static void configure_l2ctlr(void)
  10. {
  11. uint32_t l2ctlr;
  12. l2ctlr = read_l2ctlr();
  13. l2ctlr &= 0xfffc0000; /* clear bit0~bit17 */
  14. /*
  15. * Data RAM write latency: 2 cycles
  16. * Data RAM read latency: 2 cycles
  17. * Data RAM setup latency: 1 cycle
  18. * Tag RAM write latency: 1 cycle
  19. * Tag RAM read latency: 1 cycle
  20. * Tag RAM setup latency: 1 cycle
  21. */
  22. l2ctlr |= (1 << 3 | 1 << 0);
  23. write_l2ctlr(l2ctlr);
  24. }
  25. #endif /* CONFIG_ROCKCHIP_RK3288 */
  26. #endif /* _ASM_ARCH_SYS_PROTO_H */