ag101.h 2.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2011 Andes Technology Corporation
  4. * Nobuhiro Lin, Andes Technology Corporation <nobuhiro@andestech.com>
  5. * Macpaul Lin, Andes Technology Corporation <macpaul@andestech.com>
  6. */
  7. #ifndef __AG101_H
  8. #define __AG101_H
  9. /* Hardware register bases */
  10. /* AHB Controller */
  11. #define CONFIG_FTAHBC020S_BASE 0x90100000
  12. /* Static Memory Controller (SRAM) */
  13. #define CONFIG_FTSMC020_BASE 0x90200000
  14. /* FTSDMC021 SDRAM Controller */
  15. #define CONFIG_FTSDMC021_BASE 0x90300000
  16. /* DMA Controller */
  17. #define CONFIG_FTDMAC020_BASE 0x90400000
  18. /* AHB-to-APB Bridge */
  19. #define CONFIG_FTAPBBRG020S_01_BASE 0x90500000
  20. /* LCD Controller */
  21. #define CONFIG_FTLCDC100_BASE 0x90600000
  22. /* Reserved */
  23. #define CONFIG_RESERVED_01_BASE 0x90700000
  24. /* Reserved */
  25. #define CONFIG_RESERVED_02_BASE 0x90800000
  26. /* Ethernet */
  27. #define CONFIG_FTMAC100_BASE 0x90900000
  28. /* External USB host */
  29. #define CONFIG_EXT_USB_HOST_BASE 0x90A00000
  30. /* USB Device */
  31. #define CONFIG_USB_DEV_BASE 0x90B00000
  32. /* External AHB-to-PCI Bridge (FTPCI100 not exist in ag101) */
  33. #define CONFIG_EXT_AHBPCIBRG_BASE 0x90C00000
  34. /* Reserved */
  35. #define CONFIG_RESERVED_03_BASE 0x90D00000
  36. /* External AHB-to-APB Bridger (FTAPBBRG020S_02) */
  37. #define CONFIG_EXT_AHBAPBBRG_BASE 0x90E00000
  38. /* External AHB slave1 (LCD) */
  39. #define CONFIG_EXT_AHBSLAVE01_BASE 0x90F00000
  40. /* External AHB slave2 (FUSBH200) */
  41. #define CONFIG_EXT_AHBSLAVE02_BASE 0x92000000
  42. /* DEBUG LED */
  43. #define CONFIG_DEBUG_LED 0x902FFFFC
  44. /* APB Device definitions */
  45. /* Power Management Unit */
  46. #define CONFIG_FTPMU010_BASE 0x98100000
  47. /* BT UART 2/IrDA (UART 01 in Linux) */
  48. #define CONFIG_FTUART010_01_BASE 0x98300000
  49. /* Counter/Timers */
  50. #define CONFIG_FTTMR010_BASE 0x98400000
  51. /* Watchdog Timer */
  52. #define CONFIG_FTWDT010_BASE 0x98500000
  53. /* Real Time Clock */
  54. #define CONFIG_FTRTC010_BASE 0x98600000
  55. /* GPIO */
  56. #define CONFIG_FTGPIO010_BASE 0x98700000
  57. /* Interrupt Controller */
  58. #define CONFIG_FTINTC010_BASE 0x98800000
  59. /* I2C */
  60. #define CONFIG_FTIIC010_BASE 0x98A00000
  61. /* Reserved */
  62. #define CONFIG_RESERVED_04_BASE 0x98C00000
  63. /* Compat Flash Controller */
  64. #define CONFIG_FTCFC010_BASE 0x98D00000
  65. /* Synchronous Serial Port Controller (SSP) I2S/AC97 */
  66. #define CONFIG_FTSSP010_02_BASE 0x99400000
  67. /* ST UART ? SSP 02 (UART 02 in Linux) */
  68. #define CONFIG_FTUART010_02_BASE 0x99600000
  69. /* The following address was not defined in Linux */
  70. /* FF UART 3 */
  71. #define CONFIG_FTUART010_03_BASE 0x98200000
  72. /* Synchronous Serial Port Controller (SSP) 01 */
  73. #define CONFIG_FTSSP010_01_BASE 0x98B00000
  74. /* IrDA */
  75. #define CONFIG_IRDA_BASE 0x98900000
  76. /* PWM - Pulse Width Modulator Controller */
  77. #define CONFIG_PMW_BASE 0x99100000
  78. #endif /* __AG101_H */