fsp_configs.c 6.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169
  1. // SPDX-License-Identifier: Intel
  2. /*
  3. * Copyright (C) 2013, Intel Corporation
  4. * Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
  5. * Copyright (C) 2015, Kodak Alaris, Inc
  6. */
  7. #include <common.h>
  8. #include <fdtdec.h>
  9. #include <asm/fsp/fsp_support.h>
  10. DECLARE_GLOBAL_DATA_PTR;
  11. /**
  12. * Override the FSP's Azalia configuration data
  13. *
  14. * @azalia: pointer to be updated to point to a ROM address where Azalia
  15. * configuration data is stored
  16. */
  17. __weak void update_fsp_azalia_configs(struct azalia_config **azalia)
  18. {
  19. *azalia = NULL;
  20. }
  21. /**
  22. * Override the FSP's configuration data.
  23. * If the device tree does not specify an integer setting, use the default
  24. * provided in Intel's Baytrail_FSP_Gold4.tgz release FSP/BayleyBayFsp.bsf file.
  25. */
  26. void update_fsp_configs(struct fsp_config_data *config,
  27. struct fspinit_rtbuf *rt_buf)
  28. {
  29. struct upd_region *fsp_upd = &config->fsp_upd;
  30. struct memory_down_data *mem;
  31. const void *blob = gd->fdt_blob;
  32. int node;
  33. /* Initialize runtime buffer for fsp_init() */
  34. rt_buf->common.stack_top = config->common.stack_top - 32;
  35. rt_buf->common.boot_mode = config->common.boot_mode;
  36. rt_buf->common.upd_data = &config->fsp_upd;
  37. node = fdtdec_next_compatible(blob, 0, COMPAT_INTEL_BAYTRAIL_FSP);
  38. if (node < 0) {
  39. debug("%s: Cannot find FSP node\n", __func__);
  40. return;
  41. }
  42. fsp_upd->mrc_init_tseg_size = fdtdec_get_int(blob, node,
  43. "fsp,mrc-init-tseg-size",
  44. MRC_INIT_TSEG_SIZE_1MB);
  45. fsp_upd->mrc_init_mmio_size = fdtdec_get_int(blob, node,
  46. "fsp,mrc-init-mmio-size",
  47. MRC_INIT_MMIO_SIZE_2048MB);
  48. fsp_upd->mrc_init_spd_addr1 = fdtdec_get_int(blob, node,
  49. "fsp,mrc-init-spd-addr1",
  50. 0xa0);
  51. fsp_upd->mrc_init_spd_addr2 = fdtdec_get_int(blob, node,
  52. "fsp,mrc-init-spd-addr2",
  53. 0xa2);
  54. fsp_upd->emmc_boot_mode = fdtdec_get_int(blob, node,
  55. "fsp,emmc-boot-mode",
  56. EMMC_BOOT_MODE_EMMC41);
  57. fsp_upd->enable_sdio = fdtdec_get_bool(blob, node, "fsp,enable-sdio");
  58. fsp_upd->enable_sdcard = fdtdec_get_bool(blob, node,
  59. "fsp,enable-sdcard");
  60. fsp_upd->enable_hsuart0 = fdtdec_get_bool(blob, node,
  61. "fsp,enable-hsuart0");
  62. fsp_upd->enable_hsuart1 = fdtdec_get_bool(blob, node,
  63. "fsp,enable-hsuart1");
  64. fsp_upd->enable_spi = fdtdec_get_bool(blob, node, "fsp,enable-spi");
  65. fsp_upd->enable_sata = fdtdec_get_bool(blob, node, "fsp,enable-sata");
  66. fsp_upd->sata_mode = fdtdec_get_int(blob, node, "fsp,sata-mode",
  67. SATA_MODE_AHCI);
  68. fsp_upd->enable_azalia = fdtdec_get_bool(blob, node,
  69. "fsp,enable-azalia");
  70. if (fsp_upd->enable_azalia)
  71. update_fsp_azalia_configs(&fsp_upd->azalia_cfg_ptr);
  72. fsp_upd->enable_xhci = fdtdec_get_bool(blob, node, "fsp,enable-xhci");
  73. fsp_upd->lpe_mode = fdtdec_get_int(blob, node, "fsp,lpe-mode",
  74. LPE_MODE_PCI);
  75. fsp_upd->lpss_sio_mode = fdtdec_get_int(blob, node, "fsp,lpss-sio-mode",
  76. LPSS_SIO_MODE_PCI);
  77. fsp_upd->enable_dma0 = fdtdec_get_bool(blob, node, "fsp,enable-dma0");
  78. fsp_upd->enable_dma1 = fdtdec_get_bool(blob, node, "fsp,enable-dma1");
  79. fsp_upd->enable_i2_c0 = fdtdec_get_bool(blob, node, "fsp,enable-i2c0");
  80. fsp_upd->enable_i2_c1 = fdtdec_get_bool(blob, node, "fsp,enable-i2c1");
  81. fsp_upd->enable_i2_c2 = fdtdec_get_bool(blob, node, "fsp,enable-i2c2");
  82. fsp_upd->enable_i2_c3 = fdtdec_get_bool(blob, node, "fsp,enable-i2c3");
  83. fsp_upd->enable_i2_c4 = fdtdec_get_bool(blob, node, "fsp,enable-i2c4");
  84. fsp_upd->enable_i2_c5 = fdtdec_get_bool(blob, node, "fsp,enable-i2c5");
  85. fsp_upd->enable_i2_c6 = fdtdec_get_bool(blob, node, "fsp,enable-i2c6");
  86. fsp_upd->enable_pwm0 = fdtdec_get_bool(blob, node, "fsp,enable-pwm0");
  87. fsp_upd->enable_pwm1 = fdtdec_get_bool(blob, node, "fsp,enable-pwm1");
  88. fsp_upd->enable_hsi = fdtdec_get_bool(blob, node, "fsp,enable-hsi");
  89. fsp_upd->igd_dvmt50_pre_alloc = fdtdec_get_int(blob, node,
  90. "fsp,igd-dvmt50-pre-alloc", IGD_DVMT50_PRE_ALLOC_64MB);
  91. fsp_upd->aperture_size = fdtdec_get_int(blob, node, "fsp,aperture-size",
  92. APERTURE_SIZE_256MB);
  93. fsp_upd->gtt_size = fdtdec_get_int(blob, node, "fsp,gtt-size",
  94. GTT_SIZE_2MB);
  95. fsp_upd->mrc_debug_msg = fdtdec_get_bool(blob, node,
  96. "fsp,mrc-debug-msg");
  97. fsp_upd->isp_enable = fdtdec_get_bool(blob, node, "fsp,isp-enable");
  98. fsp_upd->scc_mode = fdtdec_get_int(blob, node, "fsp,scc-mode",
  99. SCC_MODE_PCI);
  100. fsp_upd->igd_render_standby = fdtdec_get_bool(blob, node,
  101. "fsp,igd-render-standby");
  102. fsp_upd->txe_uma_enable = fdtdec_get_bool(blob, node,
  103. "fsp,txe-uma-enable");
  104. fsp_upd->os_selection = fdtdec_get_int(blob, node, "fsp,os-selection",
  105. OS_SELECTION_LINUX);
  106. fsp_upd->emmc45_ddr50_enabled = fdtdec_get_bool(blob, node,
  107. "fsp,emmc45-ddr50-enabled");
  108. fsp_upd->emmc45_hs200_enabled = fdtdec_get_bool(blob, node,
  109. "fsp,emmc45-hs200-enabled");
  110. fsp_upd->emmc45_retune_timer_value = fdtdec_get_int(blob, node,
  111. "fsp,emmc45-retune-timer-value", 8);
  112. fsp_upd->enable_igd = fdtdec_get_bool(blob, node, "fsp,enable-igd");
  113. mem = &fsp_upd->memory_params;
  114. mem->enable_memory_down = fdtdec_get_bool(blob, node,
  115. "fsp,enable-memory-down");
  116. if (mem->enable_memory_down) {
  117. node = fdtdec_next_compatible(blob, node,
  118. COMPAT_INTEL_BAYTRAIL_FSP_MDP);
  119. if (node < 0) {
  120. debug("%s: Cannot find FSP memory-down-params node\n",
  121. __func__);
  122. } else {
  123. mem->dram_speed = fdtdec_get_int(blob, node,
  124. "fsp,dram-speed",
  125. DRAM_SPEED_1333MTS);
  126. mem->dram_type = fdtdec_get_int(blob, node,
  127. "fsp,dram-type",
  128. DRAM_TYPE_DDR3L);
  129. mem->dimm_0_enable = fdtdec_get_bool(blob, node,
  130. "fsp,dimm-0-enable");
  131. mem->dimm_1_enable = fdtdec_get_bool(blob, node,
  132. "fsp,dimm-1-enable");
  133. mem->dimm_width = fdtdec_get_int(blob, node,
  134. "fsp,dimm-width",
  135. DIMM_WIDTH_X8);
  136. mem->dimm_density = fdtdec_get_int(blob, node,
  137. "fsp,dimm-density",
  138. DIMM_DENSITY_2GBIT);
  139. mem->dimm_bus_width = fdtdec_get_int(blob, node,
  140. "fsp,dimm-bus-width",
  141. DIMM_BUS_WIDTH_64BITS);
  142. mem->dimm_sides = fdtdec_get_int(blob, node,
  143. "fsp,dimm-sides",
  144. DIMM_SIDES_1RANKS);
  145. mem->dimm_tcl = fdtdec_get_int(blob, node,
  146. "fsp,dimm-tcl", 0x09);
  147. mem->dimm_trpt_rcd = fdtdec_get_int(blob, node,
  148. "fsp,dimm-trpt-rcd", 0x09);
  149. mem->dimm_twr = fdtdec_get_int(blob, node,
  150. "fsp,dimm-twr", 0x0a);
  151. mem->dimm_twtr = fdtdec_get_int(blob, node,
  152. "fsp,dimm-twtr", 0x05);
  153. mem->dimm_trrd = fdtdec_get_int(blob, node,
  154. "fsp,dimm-trrd", 0x04);
  155. mem->dimm_trtp = fdtdec_get_int(blob, node,
  156. "fsp,dimm-trtp", 0x05);
  157. mem->dimm_tfaw = fdtdec_get_int(blob, node,
  158. "fsp,dimm-tfaw", 0x14);
  159. }
  160. }
  161. }