ccu-sun50i-a64.h 1.8 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. /*
  2. * Copyright 2016 Maxime Ripard
  3. *
  4. * Maxime Ripard <maxime.ripard@free-electrons.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #ifndef _CCU_SUN50I_A64_H_
  17. #define _CCU_SUN50I_A64_H_
  18. #include <dt-bindings/clock/sun50i-a64-ccu.h>
  19. #include <dt-bindings/reset/sun50i-a64-ccu.h>
  20. #define CLK_OSC_12M 0
  21. #define CLK_PLL_CPUX 1
  22. #define CLK_PLL_AUDIO_BASE 2
  23. #define CLK_PLL_AUDIO 3
  24. #define CLK_PLL_AUDIO_2X 4
  25. #define CLK_PLL_AUDIO_4X 5
  26. #define CLK_PLL_AUDIO_8X 6
  27. #define CLK_PLL_VIDEO0 7
  28. #define CLK_PLL_VIDEO0_2X 8
  29. #define CLK_PLL_VE 9
  30. #define CLK_PLL_DDR0 10
  31. /* PLL_PERIPH0 exported for PRCM */
  32. #define CLK_PLL_PERIPH0_2X 12
  33. #define CLK_PLL_PERIPH1 13
  34. #define CLK_PLL_PERIPH1_2X 14
  35. #define CLK_PLL_VIDEO1 15
  36. #define CLK_PLL_GPU 16
  37. #define CLK_PLL_MIPI 17
  38. #define CLK_PLL_HSIC 18
  39. #define CLK_PLL_DE 19
  40. #define CLK_PLL_DDR1 20
  41. #define CLK_CPUX 21
  42. #define CLK_AXI 22
  43. #define CLK_APB 23
  44. #define CLK_AHB1 24
  45. #define CLK_APB1 25
  46. #define CLK_APB2 26
  47. #define CLK_AHB2 27
  48. /* All the bus gates are exported */
  49. /* The first bunch of module clocks are exported */
  50. #define CLK_USB_OHCI0_12M 90
  51. #define CLK_USB_OHCI1_12M 92
  52. #define CLK_DRAM 94
  53. /* All the DRAM gates are exported */
  54. /* Some more module clocks are exported */
  55. #define CLK_MBUS 112
  56. /* And the DSI and GPU module clock is exported */
  57. #define CLK_NUMBER (CLK_GPU + 1)
  58. #endif /* _CCU_SUN50I_A64_H_ */