ccu-sun5i.h 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. /*
  2. * Copyright 2016 Maxime Ripard
  3. *
  4. * Maxime Ripard <maxime.ripard@free-electrons.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #ifndef _CCU_SUN5I_H_
  17. #define _CCU_SUN5I_H_
  18. #include <dt-bindings/clock/sun5i-ccu.h>
  19. #include <dt-bindings/reset/sun5i-ccu.h>
  20. /* The HOSC is exported */
  21. #define CLK_PLL_CORE 2
  22. #define CLK_PLL_AUDIO_BASE 3
  23. #define CLK_PLL_AUDIO 4
  24. #define CLK_PLL_AUDIO_2X 5
  25. #define CLK_PLL_AUDIO_4X 6
  26. #define CLK_PLL_AUDIO_8X 7
  27. #define CLK_PLL_VIDEO0 8
  28. /* The PLL_VIDEO0_2X is exported for HDMI */
  29. #define CLK_PLL_VE 10
  30. #define CLK_PLL_DDR_BASE 11
  31. #define CLK_PLL_DDR 12
  32. #define CLK_PLL_DDR_OTHER 13
  33. #define CLK_PLL_PERIPH 14
  34. #define CLK_PLL_VIDEO1 15
  35. /* The PLL_VIDEO1_2X is exported for HDMI */
  36. /* The CPU clock is exported */
  37. #define CLK_AXI 18
  38. #define CLK_AHB 19
  39. #define CLK_APB0 20
  40. #define CLK_APB1 21
  41. #define CLK_DRAM_AXI 22
  42. /* AHB gates are exported */
  43. /* APB0 gates are exported */
  44. /* APB1 gates are exported */
  45. /* Modules clocks are exported */
  46. /* USB clocks are exported */
  47. /* GPS clock is exported */
  48. /* DRAM gates are exported */
  49. /* More display modules clocks are exported */
  50. #define CLK_TCON_CH1_SCLK 91
  51. /* The rest of the module clocks are exported */
  52. #define CLK_MBUS 99
  53. /* And finally the IEP clock */
  54. #define CLK_NUMBER (CLK_IEP + 1)
  55. #endif /* _CCU_SUN5I_H_ */