ccu-sun9i-a80.h 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. /*
  2. * Copyright 2016 Chen-Yu Tsai
  3. *
  4. * Chen-Yu Tsai <wens@csie.org>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #ifndef _CCU_SUN9I_A80_H_
  17. #define _CCU_SUN9I_A80_H_
  18. #include <dt-bindings/clock/sun9i-a80-ccu.h>
  19. #include <dt-bindings/reset/sun9i-a80-ccu.h>
  20. #define CLK_PLL_C0CPUX 0
  21. #define CLK_PLL_C1CPUX 1
  22. /* pll-audio and pll-periph0 are exported to the PRCM block */
  23. #define CLK_PLL_VE 4
  24. #define CLK_PLL_DDR 5
  25. #define CLK_PLL_VIDEO0 6
  26. #define CLK_PLL_VIDEO1 7
  27. #define CLK_PLL_GPU 8
  28. #define CLK_PLL_DE 9
  29. #define CLK_PLL_ISP 10
  30. #define CLK_PLL_PERIPH1 11
  31. /* The CPUX clocks are exported */
  32. #define CLK_ATB0 14
  33. #define CLK_AXI0 15
  34. #define CLK_ATB1 16
  35. #define CLK_AXI1 17
  36. #define CLK_GTBUS 18
  37. #define CLK_AHB0 19
  38. #define CLK_AHB1 20
  39. #define CLK_AHB2 21
  40. #define CLK_APB0 22
  41. #define CLK_APB1 23
  42. #define CLK_CCI400 24
  43. #define CLK_ATS 25
  44. #define CLK_TRACE 26
  45. /* module clocks and bus gates exported */
  46. #define CLK_NUMBER (CLK_BUS_UART5 + 1)
  47. #endif /* _CCU_SUN9I_A80_H_ */