3945-mac.c 105 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  30. #include <linux/kernel.h>
  31. #include <linux/module.h>
  32. #include <linux/init.h>
  33. #include <linux/pci.h>
  34. #include <linux/pci-aspm.h>
  35. #include <linux/slab.h>
  36. #include <linux/dma-mapping.h>
  37. #include <linux/delay.h>
  38. #include <linux/sched.h>
  39. #include <linux/skbuff.h>
  40. #include <linux/netdevice.h>
  41. #include <linux/firmware.h>
  42. #include <linux/etherdevice.h>
  43. #include <linux/if_arp.h>
  44. #include <net/ieee80211_radiotap.h>
  45. #include <net/mac80211.h>
  46. #include <asm/div64.h>
  47. #define DRV_NAME "iwl3945"
  48. #include "commands.h"
  49. #include "common.h"
  50. #include "3945.h"
  51. #include "iwl-spectrum.h"
  52. /*
  53. * module name, copyright, version, etc.
  54. */
  55. #define DRV_DESCRIPTION \
  56. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  57. #ifdef CONFIG_IWLEGACY_DEBUG
  58. #define VD "d"
  59. #else
  60. #define VD
  61. #endif
  62. /*
  63. * add "s" to indicate spectrum measurement included.
  64. * we add it here to be consistent with previous releases in which
  65. * this was configurable.
  66. */
  67. #define DRV_VERSION IWLWIFI_VERSION VD "s"
  68. #define DRV_COPYRIGHT "Copyright(c) 2003-2011 Intel Corporation"
  69. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  70. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  71. MODULE_VERSION(DRV_VERSION);
  72. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  73. MODULE_LICENSE("GPL");
  74. /* module parameters */
  75. struct il_mod_params il3945_mod_params = {
  76. .sw_crypto = 1,
  77. .restart_fw = 1,
  78. .disable_hw_scan = 1,
  79. /* the rest are 0 by default */
  80. };
  81. /**
  82. * il3945_get_antenna_flags - Get antenna flags for RXON command
  83. * @il: eeprom and antenna fields are used to determine antenna flags
  84. *
  85. * il->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  86. * il3945_mod_params.antenna specifies the antenna diversity mode:
  87. *
  88. * IL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  89. * IL_ANTENNA_MAIN - Force MAIN antenna
  90. * IL_ANTENNA_AUX - Force AUX antenna
  91. */
  92. __le32
  93. il3945_get_antenna_flags(const struct il_priv *il)
  94. {
  95. struct il3945_eeprom *eeprom = (struct il3945_eeprom *)il->eeprom;
  96. switch (il3945_mod_params.antenna) {
  97. case IL_ANTENNA_DIVERSITY:
  98. return 0;
  99. case IL_ANTENNA_MAIN:
  100. if (eeprom->antenna_switch_type)
  101. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  102. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  103. case IL_ANTENNA_AUX:
  104. if (eeprom->antenna_switch_type)
  105. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  106. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  107. }
  108. /* bad antenna selector value */
  109. IL_ERR("Bad antenna selector value (0x%x)\n",
  110. il3945_mod_params.antenna);
  111. return 0; /* "diversity" is default if error */
  112. }
  113. static int
  114. il3945_set_ccmp_dynamic_key_info(struct il_priv *il,
  115. struct ieee80211_key_conf *keyconf, u8 sta_id)
  116. {
  117. unsigned long flags;
  118. __le16 key_flags = 0;
  119. int ret;
  120. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  121. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  122. if (sta_id == il->hw_params.bcast_id)
  123. key_flags |= STA_KEY_MULTICAST_MSK;
  124. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  125. keyconf->hw_key_idx = keyconf->keyidx;
  126. key_flags &= ~STA_KEY_FLG_INVALID;
  127. spin_lock_irqsave(&il->sta_lock, flags);
  128. il->stations[sta_id].keyinfo.cipher = keyconf->cipher;
  129. il->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  130. memcpy(il->stations[sta_id].keyinfo.key, keyconf->key, keyconf->keylen);
  131. memcpy(il->stations[sta_id].sta.key.key, keyconf->key, keyconf->keylen);
  132. if ((il->stations[sta_id].sta.key.
  133. key_flags & STA_KEY_FLG_ENCRYPT_MSK) == STA_KEY_FLG_NO_ENC)
  134. il->stations[sta_id].sta.key.key_offset =
  135. il_get_free_ucode_key_idx(il);
  136. /* else, we are overriding an existing key => no need to allocated room
  137. * in uCode. */
  138. WARN(il->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  139. "no space for a new key");
  140. il->stations[sta_id].sta.key.key_flags = key_flags;
  141. il->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  142. il->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  143. D_INFO("hwcrypto: modify ucode station key info\n");
  144. ret = il_send_add_sta(il, &il->stations[sta_id].sta, CMD_ASYNC);
  145. spin_unlock_irqrestore(&il->sta_lock, flags);
  146. return ret;
  147. }
  148. static int
  149. il3945_set_tkip_dynamic_key_info(struct il_priv *il,
  150. struct ieee80211_key_conf *keyconf, u8 sta_id)
  151. {
  152. return -EOPNOTSUPP;
  153. }
  154. static int
  155. il3945_set_wep_dynamic_key_info(struct il_priv *il,
  156. struct ieee80211_key_conf *keyconf, u8 sta_id)
  157. {
  158. return -EOPNOTSUPP;
  159. }
  160. static int
  161. il3945_clear_sta_key_info(struct il_priv *il, u8 sta_id)
  162. {
  163. unsigned long flags;
  164. struct il_addsta_cmd sta_cmd;
  165. spin_lock_irqsave(&il->sta_lock, flags);
  166. memset(&il->stations[sta_id].keyinfo, 0, sizeof(struct il_hw_key));
  167. memset(&il->stations[sta_id].sta.key, 0, sizeof(struct il4965_keyinfo));
  168. il->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  169. il->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  170. il->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  171. memcpy(&sta_cmd, &il->stations[sta_id].sta,
  172. sizeof(struct il_addsta_cmd));
  173. spin_unlock_irqrestore(&il->sta_lock, flags);
  174. D_INFO("hwcrypto: clear ucode station key info\n");
  175. return il_send_add_sta(il, &sta_cmd, CMD_SYNC);
  176. }
  177. static int
  178. il3945_set_dynamic_key(struct il_priv *il, struct ieee80211_key_conf *keyconf,
  179. u8 sta_id)
  180. {
  181. int ret = 0;
  182. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  183. switch (keyconf->cipher) {
  184. case WLAN_CIPHER_SUITE_CCMP:
  185. ret = il3945_set_ccmp_dynamic_key_info(il, keyconf, sta_id);
  186. break;
  187. case WLAN_CIPHER_SUITE_TKIP:
  188. ret = il3945_set_tkip_dynamic_key_info(il, keyconf, sta_id);
  189. break;
  190. case WLAN_CIPHER_SUITE_WEP40:
  191. case WLAN_CIPHER_SUITE_WEP104:
  192. ret = il3945_set_wep_dynamic_key_info(il, keyconf, sta_id);
  193. break;
  194. default:
  195. IL_ERR("Unknown alg: %s alg=%x\n", __func__, keyconf->cipher);
  196. ret = -EINVAL;
  197. }
  198. D_WEP("Set dynamic key: alg=%x len=%d idx=%d sta=%d ret=%d\n",
  199. keyconf->cipher, keyconf->keylen, keyconf->keyidx, sta_id, ret);
  200. return ret;
  201. }
  202. static int
  203. il3945_remove_static_key(struct il_priv *il)
  204. {
  205. int ret = -EOPNOTSUPP;
  206. return ret;
  207. }
  208. static int
  209. il3945_set_static_key(struct il_priv *il, struct ieee80211_key_conf *key)
  210. {
  211. if (key->cipher == WLAN_CIPHER_SUITE_WEP40 ||
  212. key->cipher == WLAN_CIPHER_SUITE_WEP104)
  213. return -EOPNOTSUPP;
  214. IL_ERR("Static key invalid: cipher %x\n", key->cipher);
  215. return -EINVAL;
  216. }
  217. static void
  218. il3945_clear_free_frames(struct il_priv *il)
  219. {
  220. struct list_head *element;
  221. D_INFO("%d frames on pre-allocated heap on clear.\n", il->frames_count);
  222. while (!list_empty(&il->free_frames)) {
  223. element = il->free_frames.next;
  224. list_del(element);
  225. kfree(list_entry(element, struct il3945_frame, list));
  226. il->frames_count--;
  227. }
  228. if (il->frames_count) {
  229. IL_WARN("%d frames still in use. Did we lose one?\n",
  230. il->frames_count);
  231. il->frames_count = 0;
  232. }
  233. }
  234. static struct il3945_frame *
  235. il3945_get_free_frame(struct il_priv *il)
  236. {
  237. struct il3945_frame *frame;
  238. struct list_head *element;
  239. if (list_empty(&il->free_frames)) {
  240. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  241. if (!frame) {
  242. IL_ERR("Could not allocate frame!\n");
  243. return NULL;
  244. }
  245. il->frames_count++;
  246. return frame;
  247. }
  248. element = il->free_frames.next;
  249. list_del(element);
  250. return list_entry(element, struct il3945_frame, list);
  251. }
  252. static void
  253. il3945_free_frame(struct il_priv *il, struct il3945_frame *frame)
  254. {
  255. memset(frame, 0, sizeof(*frame));
  256. list_add(&frame->list, &il->free_frames);
  257. }
  258. unsigned int
  259. il3945_fill_beacon_frame(struct il_priv *il, struct ieee80211_hdr *hdr,
  260. int left)
  261. {
  262. if (!il_is_associated(il) || !il->beacon_skb)
  263. return 0;
  264. if (il->beacon_skb->len > left)
  265. return 0;
  266. memcpy(hdr, il->beacon_skb->data, il->beacon_skb->len);
  267. return il->beacon_skb->len;
  268. }
  269. static int
  270. il3945_send_beacon_cmd(struct il_priv *il)
  271. {
  272. struct il3945_frame *frame;
  273. unsigned int frame_size;
  274. int rc;
  275. u8 rate;
  276. frame = il3945_get_free_frame(il);
  277. if (!frame) {
  278. IL_ERR("Could not obtain free frame buffer for beacon "
  279. "command.\n");
  280. return -ENOMEM;
  281. }
  282. rate = il_get_lowest_plcp(il);
  283. frame_size = il3945_hw_get_beacon_cmd(il, frame, rate);
  284. rc = il_send_cmd_pdu(il, C_TX_BEACON, frame_size, &frame->u.cmd[0]);
  285. il3945_free_frame(il, frame);
  286. return rc;
  287. }
  288. static void
  289. il3945_unset_hw_params(struct il_priv *il)
  290. {
  291. if (il->_3945.shared_virt)
  292. dma_free_coherent(&il->pci_dev->dev,
  293. sizeof(struct il3945_shared),
  294. il->_3945.shared_virt, il->_3945.shared_phys);
  295. }
  296. static void
  297. il3945_build_tx_cmd_hwcrypto(struct il_priv *il, struct ieee80211_tx_info *info,
  298. struct il_device_cmd *cmd,
  299. struct sk_buff *skb_frag, int sta_id)
  300. {
  301. struct il3945_tx_cmd *tx_cmd = (struct il3945_tx_cmd *)cmd->cmd.payload;
  302. struct il_hw_key *keyinfo = &il->stations[sta_id].keyinfo;
  303. tx_cmd->sec_ctl = 0;
  304. switch (keyinfo->cipher) {
  305. case WLAN_CIPHER_SUITE_CCMP:
  306. tx_cmd->sec_ctl = TX_CMD_SEC_CCM;
  307. memcpy(tx_cmd->key, keyinfo->key, keyinfo->keylen);
  308. D_TX("tx_cmd with AES hwcrypto\n");
  309. break;
  310. case WLAN_CIPHER_SUITE_TKIP:
  311. break;
  312. case WLAN_CIPHER_SUITE_WEP104:
  313. tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128;
  314. /* fall through */
  315. case WLAN_CIPHER_SUITE_WEP40:
  316. tx_cmd->sec_ctl |=
  317. TX_CMD_SEC_WEP | (info->control.hw_key->
  318. hw_key_idx & TX_CMD_SEC_MSK) <<
  319. TX_CMD_SEC_SHIFT;
  320. memcpy(&tx_cmd->key[3], keyinfo->key, keyinfo->keylen);
  321. D_TX("Configuring packet for WEP encryption " "with key %d\n",
  322. info->control.hw_key->hw_key_idx);
  323. break;
  324. default:
  325. IL_ERR("Unknown encode cipher %x\n", keyinfo->cipher);
  326. break;
  327. }
  328. }
  329. /*
  330. * handle build C_TX command notification.
  331. */
  332. static void
  333. il3945_build_tx_cmd_basic(struct il_priv *il, struct il_device_cmd *cmd,
  334. struct ieee80211_tx_info *info,
  335. struct ieee80211_hdr *hdr, u8 std_id)
  336. {
  337. struct il3945_tx_cmd *tx_cmd = (struct il3945_tx_cmd *)cmd->cmd.payload;
  338. __le32 tx_flags = tx_cmd->tx_flags;
  339. __le16 fc = hdr->frame_control;
  340. tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  341. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  342. tx_flags |= TX_CMD_FLG_ACK_MSK;
  343. if (ieee80211_is_mgmt(fc))
  344. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  345. if (ieee80211_is_probe_resp(fc) &&
  346. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  347. tx_flags |= TX_CMD_FLG_TSF_MSK;
  348. } else {
  349. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  350. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  351. }
  352. tx_cmd->sta_id = std_id;
  353. if (ieee80211_has_morefrags(fc))
  354. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  355. if (ieee80211_is_data_qos(fc)) {
  356. u8 *qc = ieee80211_get_qos_ctl(hdr);
  357. tx_cmd->tid_tspec = qc[0] & 0xf;
  358. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  359. } else {
  360. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  361. }
  362. il_tx_cmd_protection(il, info, fc, &tx_flags);
  363. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  364. if (ieee80211_is_mgmt(fc)) {
  365. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  366. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3);
  367. else
  368. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2);
  369. } else {
  370. tx_cmd->timeout.pm_frame_timeout = 0;
  371. }
  372. tx_cmd->driver_txop = 0;
  373. tx_cmd->tx_flags = tx_flags;
  374. tx_cmd->next_frame_len = 0;
  375. }
  376. /*
  377. * start C_TX command process
  378. */
  379. static int
  380. il3945_tx_skb(struct il_priv *il,
  381. struct ieee80211_sta *sta,
  382. struct sk_buff *skb)
  383. {
  384. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  385. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  386. struct il3945_tx_cmd *tx_cmd;
  387. struct il_tx_queue *txq = NULL;
  388. struct il_queue *q = NULL;
  389. struct il_device_cmd *out_cmd;
  390. struct il_cmd_meta *out_meta;
  391. dma_addr_t phys_addr;
  392. dma_addr_t txcmd_phys;
  393. int txq_id = skb_get_queue_mapping(skb);
  394. u16 len, idx, hdr_len;
  395. u16 firstlen, secondlen;
  396. u8 sta_id;
  397. u8 tid = 0;
  398. __le16 fc;
  399. u8 wait_write_ptr = 0;
  400. unsigned long flags;
  401. spin_lock_irqsave(&il->lock, flags);
  402. if (il_is_rfkill(il)) {
  403. D_DROP("Dropping - RF KILL\n");
  404. goto drop_unlock;
  405. }
  406. if ((ieee80211_get_tx_rate(il->hw, info)->hw_value & 0xFF) ==
  407. IL_INVALID_RATE) {
  408. IL_ERR("ERROR: No TX rate available.\n");
  409. goto drop_unlock;
  410. }
  411. fc = hdr->frame_control;
  412. #ifdef CONFIG_IWLEGACY_DEBUG
  413. if (ieee80211_is_auth(fc))
  414. D_TX("Sending AUTH frame\n");
  415. else if (ieee80211_is_assoc_req(fc))
  416. D_TX("Sending ASSOC frame\n");
  417. else if (ieee80211_is_reassoc_req(fc))
  418. D_TX("Sending REASSOC frame\n");
  419. #endif
  420. spin_unlock_irqrestore(&il->lock, flags);
  421. hdr_len = ieee80211_hdrlen(fc);
  422. /* Find idx into station table for destination station */
  423. sta_id = il_sta_id_or_broadcast(il, sta);
  424. if (sta_id == IL_INVALID_STATION) {
  425. D_DROP("Dropping - INVALID STATION: %pM\n", hdr->addr1);
  426. goto drop;
  427. }
  428. D_RATE("station Id %d\n", sta_id);
  429. if (ieee80211_is_data_qos(fc)) {
  430. u8 *qc = ieee80211_get_qos_ctl(hdr);
  431. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  432. if (unlikely(tid >= MAX_TID_COUNT))
  433. goto drop;
  434. }
  435. /* Descriptor for chosen Tx queue */
  436. txq = &il->txq[txq_id];
  437. q = &txq->q;
  438. if ((il_queue_space(q) < q->high_mark))
  439. goto drop;
  440. spin_lock_irqsave(&il->lock, flags);
  441. idx = il_get_cmd_idx(q, q->write_ptr, 0);
  442. txq->skbs[q->write_ptr] = skb;
  443. /* Init first empty entry in queue's array of Tx/cmd buffers */
  444. out_cmd = txq->cmd[idx];
  445. out_meta = &txq->meta[idx];
  446. tx_cmd = (struct il3945_tx_cmd *)out_cmd->cmd.payload;
  447. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  448. memset(tx_cmd, 0, sizeof(*tx_cmd));
  449. /*
  450. * Set up the Tx-command (not MAC!) header.
  451. * Store the chosen Tx queue and TFD idx within the sequence field;
  452. * after Tx, uCode's Tx response will return this value so driver can
  453. * locate the frame within the tx queue and do post-tx processing.
  454. */
  455. out_cmd->hdr.cmd = C_TX;
  456. out_cmd->hdr.sequence =
  457. cpu_to_le16((u16)
  458. (QUEUE_TO_SEQ(txq_id) | IDX_TO_SEQ(q->write_ptr)));
  459. /* Copy MAC header from skb into command buffer */
  460. memcpy(tx_cmd->hdr, hdr, hdr_len);
  461. if (info->control.hw_key)
  462. il3945_build_tx_cmd_hwcrypto(il, info, out_cmd, skb, sta_id);
  463. /* TODO need this for burst mode later on */
  464. il3945_build_tx_cmd_basic(il, out_cmd, info, hdr, sta_id);
  465. il3945_hw_build_tx_cmd_rate(il, out_cmd, info, hdr, sta_id);
  466. /* Total # bytes to be transmitted */
  467. tx_cmd->len = cpu_to_le16((u16) skb->len);
  468. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  469. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  470. /*
  471. * Use the first empty entry in this queue's command buffer array
  472. * to contain the Tx command and MAC header concatenated together
  473. * (payload data will be in another buffer).
  474. * Size of this varies, due to varying MAC header length.
  475. * If end is not dword aligned, we'll have 2 extra bytes at the end
  476. * of the MAC header (device reads on dword boundaries).
  477. * We'll tell device about this padding later.
  478. */
  479. len =
  480. sizeof(struct il3945_tx_cmd) + sizeof(struct il_cmd_header) +
  481. hdr_len;
  482. firstlen = (len + 3) & ~3;
  483. /* Physical address of this Tx command's header (not MAC header!),
  484. * within command buffer array. */
  485. txcmd_phys =
  486. pci_map_single(il->pci_dev, &out_cmd->hdr, firstlen,
  487. PCI_DMA_TODEVICE);
  488. if (unlikely(pci_dma_mapping_error(il->pci_dev, txcmd_phys)))
  489. goto drop_unlock;
  490. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  491. * if any (802.11 null frames have no payload). */
  492. secondlen = skb->len - hdr_len;
  493. if (secondlen > 0) {
  494. phys_addr =
  495. pci_map_single(il->pci_dev, skb->data + hdr_len, secondlen,
  496. PCI_DMA_TODEVICE);
  497. if (unlikely(pci_dma_mapping_error(il->pci_dev, phys_addr)))
  498. goto drop_unlock;
  499. }
  500. /* Add buffer containing Tx command and MAC(!) header to TFD's
  501. * first entry */
  502. il->ops->txq_attach_buf_to_tfd(il, txq, txcmd_phys, firstlen, 1, 0);
  503. dma_unmap_addr_set(out_meta, mapping, txcmd_phys);
  504. dma_unmap_len_set(out_meta, len, firstlen);
  505. if (secondlen > 0)
  506. il->ops->txq_attach_buf_to_tfd(il, txq, phys_addr, secondlen, 0,
  507. U32_PAD(secondlen));
  508. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  509. txq->need_update = 1;
  510. } else {
  511. wait_write_ptr = 1;
  512. txq->need_update = 0;
  513. }
  514. il_update_stats(il, true, fc, skb->len);
  515. D_TX("sequence nr = 0X%x\n", le16_to_cpu(out_cmd->hdr.sequence));
  516. D_TX("tx_flags = 0X%x\n", le32_to_cpu(tx_cmd->tx_flags));
  517. il_print_hex_dump(il, IL_DL_TX, tx_cmd, sizeof(*tx_cmd));
  518. il_print_hex_dump(il, IL_DL_TX, (u8 *) tx_cmd->hdr,
  519. ieee80211_hdrlen(fc));
  520. /* Tell device the write idx *just past* this latest filled TFD */
  521. q->write_ptr = il_queue_inc_wrap(q->write_ptr, q->n_bd);
  522. il_txq_update_write_ptr(il, txq);
  523. spin_unlock_irqrestore(&il->lock, flags);
  524. if (il_queue_space(q) < q->high_mark && il->mac80211_registered) {
  525. if (wait_write_ptr) {
  526. spin_lock_irqsave(&il->lock, flags);
  527. txq->need_update = 1;
  528. il_txq_update_write_ptr(il, txq);
  529. spin_unlock_irqrestore(&il->lock, flags);
  530. }
  531. il_stop_queue(il, txq);
  532. }
  533. return 0;
  534. drop_unlock:
  535. spin_unlock_irqrestore(&il->lock, flags);
  536. drop:
  537. return -1;
  538. }
  539. static int
  540. il3945_get_measurement(struct il_priv *il,
  541. struct ieee80211_measurement_params *params, u8 type)
  542. {
  543. struct il_spectrum_cmd spectrum;
  544. struct il_rx_pkt *pkt;
  545. struct il_host_cmd cmd = {
  546. .id = C_SPECTRUM_MEASUREMENT,
  547. .data = (void *)&spectrum,
  548. .flags = CMD_WANT_SKB,
  549. };
  550. u32 add_time = le64_to_cpu(params->start_time);
  551. int rc;
  552. int spectrum_resp_status;
  553. int duration = le16_to_cpu(params->duration);
  554. if (il_is_associated(il))
  555. add_time =
  556. il_usecs_to_beacons(il,
  557. le64_to_cpu(params->start_time) -
  558. il->_3945.last_tsf,
  559. le16_to_cpu(il->timing.beacon_interval));
  560. memset(&spectrum, 0, sizeof(spectrum));
  561. spectrum.channel_count = cpu_to_le16(1);
  562. spectrum.flags =
  563. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  564. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  565. cmd.len = sizeof(spectrum);
  566. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  567. if (il_is_associated(il))
  568. spectrum.start_time =
  569. il_add_beacon_time(il, il->_3945.last_beacon_time, add_time,
  570. le16_to_cpu(il->timing.beacon_interval));
  571. else
  572. spectrum.start_time = 0;
  573. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  574. spectrum.channels[0].channel = params->channel;
  575. spectrum.channels[0].type = type;
  576. if (il->active.flags & RXON_FLG_BAND_24G_MSK)
  577. spectrum.flags |=
  578. RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK |
  579. RXON_FLG_TGG_PROTECT_MSK;
  580. rc = il_send_cmd_sync(il, &cmd);
  581. if (rc)
  582. return rc;
  583. pkt = (struct il_rx_pkt *)cmd.reply_page;
  584. if (pkt->hdr.flags & IL_CMD_FAILED_MSK) {
  585. IL_ERR("Bad return from N_RX_ON_ASSOC command\n");
  586. rc = -EIO;
  587. }
  588. spectrum_resp_status = le16_to_cpu(pkt->u.spectrum.status);
  589. switch (spectrum_resp_status) {
  590. case 0: /* Command will be handled */
  591. if (pkt->u.spectrum.id != 0xff) {
  592. D_INFO("Replaced existing measurement: %d\n",
  593. pkt->u.spectrum.id);
  594. il->measurement_status &= ~MEASUREMENT_READY;
  595. }
  596. il->measurement_status |= MEASUREMENT_ACTIVE;
  597. rc = 0;
  598. break;
  599. case 1: /* Command will not be handled */
  600. rc = -EAGAIN;
  601. break;
  602. }
  603. il_free_pages(il, cmd.reply_page);
  604. return rc;
  605. }
  606. static void
  607. il3945_hdl_alive(struct il_priv *il, struct il_rx_buf *rxb)
  608. {
  609. struct il_rx_pkt *pkt = rxb_addr(rxb);
  610. struct il_alive_resp *palive;
  611. struct delayed_work *pwork;
  612. palive = &pkt->u.alive_frame;
  613. D_INFO("Alive ucode status 0x%08X revision " "0x%01X 0x%01X\n",
  614. palive->is_valid, palive->ver_type, palive->ver_subtype);
  615. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  616. D_INFO("Initialization Alive received.\n");
  617. memcpy(&il->card_alive_init, &pkt->u.alive_frame,
  618. sizeof(struct il_alive_resp));
  619. pwork = &il->init_alive_start;
  620. } else {
  621. D_INFO("Runtime Alive received.\n");
  622. memcpy(&il->card_alive, &pkt->u.alive_frame,
  623. sizeof(struct il_alive_resp));
  624. pwork = &il->alive_start;
  625. il3945_disable_events(il);
  626. }
  627. /* We delay the ALIVE response by 5ms to
  628. * give the HW RF Kill time to activate... */
  629. if (palive->is_valid == UCODE_VALID_OK)
  630. queue_delayed_work(il->workqueue, pwork, msecs_to_jiffies(5));
  631. else
  632. IL_WARN("uCode did not respond OK.\n");
  633. }
  634. static void
  635. il3945_hdl_add_sta(struct il_priv *il, struct il_rx_buf *rxb)
  636. {
  637. #ifdef CONFIG_IWLEGACY_DEBUG
  638. struct il_rx_pkt *pkt = rxb_addr(rxb);
  639. #endif
  640. D_RX("Received C_ADD_STA: 0x%02X\n", pkt->u.status);
  641. }
  642. static void
  643. il3945_hdl_beacon(struct il_priv *il, struct il_rx_buf *rxb)
  644. {
  645. struct il_rx_pkt *pkt = rxb_addr(rxb);
  646. struct il3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  647. #ifdef CONFIG_IWLEGACY_DEBUG
  648. u8 rate = beacon->beacon_notify_hdr.rate;
  649. D_RX("beacon status %x retries %d iss %d " "tsf %d %d rate %d\n",
  650. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  651. beacon->beacon_notify_hdr.failure_frame,
  652. le32_to_cpu(beacon->ibss_mgr_status),
  653. le32_to_cpu(beacon->high_tsf), le32_to_cpu(beacon->low_tsf), rate);
  654. #endif
  655. il->ibss_manager = le32_to_cpu(beacon->ibss_mgr_status);
  656. }
  657. /* Handle notification from uCode that card's power state is changing
  658. * due to software, hardware, or critical temperature RFKILL */
  659. static void
  660. il3945_hdl_card_state(struct il_priv *il, struct il_rx_buf *rxb)
  661. {
  662. struct il_rx_pkt *pkt = rxb_addr(rxb);
  663. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  664. unsigned long status = il->status;
  665. IL_WARN("Card state received: HW:%s SW:%s\n",
  666. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  667. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  668. _il_wr(il, CSR_UCODE_DRV_GP1_SET, CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  669. if (flags & HW_CARD_DISABLED)
  670. set_bit(S_RFKILL, &il->status);
  671. else
  672. clear_bit(S_RFKILL, &il->status);
  673. il_scan_cancel(il);
  674. if ((test_bit(S_RFKILL, &status) !=
  675. test_bit(S_RFKILL, &il->status)))
  676. wiphy_rfkill_set_hw_state(il->hw->wiphy,
  677. test_bit(S_RFKILL, &il->status));
  678. else
  679. wake_up(&il->wait_command_queue);
  680. }
  681. /**
  682. * il3945_setup_handlers - Initialize Rx handler callbacks
  683. *
  684. * Setup the RX handlers for each of the reply types sent from the uCode
  685. * to the host.
  686. *
  687. * This function chains into the hardware specific files for them to setup
  688. * any hardware specific handlers as well.
  689. */
  690. static void
  691. il3945_setup_handlers(struct il_priv *il)
  692. {
  693. il->handlers[N_ALIVE] = il3945_hdl_alive;
  694. il->handlers[C_ADD_STA] = il3945_hdl_add_sta;
  695. il->handlers[N_ERROR] = il_hdl_error;
  696. il->handlers[N_CHANNEL_SWITCH] = il_hdl_csa;
  697. il->handlers[N_SPECTRUM_MEASUREMENT] = il_hdl_spectrum_measurement;
  698. il->handlers[N_PM_SLEEP] = il_hdl_pm_sleep;
  699. il->handlers[N_PM_DEBUG_STATS] = il_hdl_pm_debug_stats;
  700. il->handlers[N_BEACON] = il3945_hdl_beacon;
  701. /*
  702. * The same handler is used for both the REPLY to a discrete
  703. * stats request from the host as well as for the periodic
  704. * stats notifications (after received beacons) from the uCode.
  705. */
  706. il->handlers[C_STATS] = il3945_hdl_c_stats;
  707. il->handlers[N_STATS] = il3945_hdl_stats;
  708. il_setup_rx_scan_handlers(il);
  709. il->handlers[N_CARD_STATE] = il3945_hdl_card_state;
  710. /* Set up hardware specific Rx handlers */
  711. il3945_hw_handler_setup(il);
  712. }
  713. /************************** RX-FUNCTIONS ****************************/
  714. /*
  715. * Rx theory of operation
  716. *
  717. * The host allocates 32 DMA target addresses and passes the host address
  718. * to the firmware at register IL_RFDS_TBL_LOWER + N * RFD_SIZE where N is
  719. * 0 to 31
  720. *
  721. * Rx Queue Indexes
  722. * The host/firmware share two idx registers for managing the Rx buffers.
  723. *
  724. * The READ idx maps to the first position that the firmware may be writing
  725. * to -- the driver can read up to (but not including) this position and get
  726. * good data.
  727. * The READ idx is managed by the firmware once the card is enabled.
  728. *
  729. * The WRITE idx maps to the last position the driver has read from -- the
  730. * position preceding WRITE is the last slot the firmware can place a packet.
  731. *
  732. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  733. * WRITE = READ.
  734. *
  735. * During initialization, the host sets up the READ queue position to the first
  736. * IDX position, and WRITE to the last (READ - 1 wrapped)
  737. *
  738. * When the firmware places a packet in a buffer, it will advance the READ idx
  739. * and fire the RX interrupt. The driver can then query the READ idx and
  740. * process as many packets as possible, moving the WRITE idx forward as it
  741. * resets the Rx queue buffers with new memory.
  742. *
  743. * The management in the driver is as follows:
  744. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  745. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  746. * to replenish the iwl->rxq->rx_free.
  747. * + In il3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  748. * iwl->rxq is replenished and the READ IDX is updated (updating the
  749. * 'processed' and 'read' driver idxes as well)
  750. * + A received packet is processed and handed to the kernel network stack,
  751. * detached from the iwl->rxq. The driver 'processed' idx is updated.
  752. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  753. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  754. * IDX is not incremented and iwl->status(RX_STALLED) is set. If there
  755. * were enough free buffers and RX_STALLED is set it is cleared.
  756. *
  757. *
  758. * Driver sequence:
  759. *
  760. * il3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  761. * il3945_rx_queue_restock
  762. * il3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  763. * queue, updates firmware pointers, and updates
  764. * the WRITE idx. If insufficient rx_free buffers
  765. * are available, schedules il3945_rx_replenish
  766. *
  767. * -- enable interrupts --
  768. * ISR - il3945_rx() Detach il_rx_bufs from pool up to the
  769. * READ IDX, detaching the SKB from the pool.
  770. * Moves the packet buffer from queue to rx_used.
  771. * Calls il3945_rx_queue_restock to refill any empty
  772. * slots.
  773. * ...
  774. *
  775. */
  776. /**
  777. * il3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  778. */
  779. static inline __le32
  780. il3945_dma_addr2rbd_ptr(struct il_priv *il, dma_addr_t dma_addr)
  781. {
  782. return cpu_to_le32((u32) dma_addr);
  783. }
  784. /**
  785. * il3945_rx_queue_restock - refill RX queue from pre-allocated pool
  786. *
  787. * If there are slots in the RX queue that need to be restocked,
  788. * and we have free pre-allocated buffers, fill the ranks as much
  789. * as we can, pulling from rx_free.
  790. *
  791. * This moves the 'write' idx forward to catch up with 'processed', and
  792. * also updates the memory address in the firmware to reference the new
  793. * target buffer.
  794. */
  795. static void
  796. il3945_rx_queue_restock(struct il_priv *il)
  797. {
  798. struct il_rx_queue *rxq = &il->rxq;
  799. struct list_head *element;
  800. struct il_rx_buf *rxb;
  801. unsigned long flags;
  802. spin_lock_irqsave(&rxq->lock, flags);
  803. while (il_rx_queue_space(rxq) > 0 && rxq->free_count) {
  804. /* Get next free Rx buffer, remove from free list */
  805. element = rxq->rx_free.next;
  806. rxb = list_entry(element, struct il_rx_buf, list);
  807. list_del(element);
  808. /* Point to Rx buffer via next RBD in circular buffer */
  809. rxq->bd[rxq->write] =
  810. il3945_dma_addr2rbd_ptr(il, rxb->page_dma);
  811. rxq->queue[rxq->write] = rxb;
  812. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  813. rxq->free_count--;
  814. }
  815. spin_unlock_irqrestore(&rxq->lock, flags);
  816. /* If the pre-allocated buffer pool is dropping low, schedule to
  817. * refill it */
  818. if (rxq->free_count <= RX_LOW_WATERMARK)
  819. queue_work(il->workqueue, &il->rx_replenish);
  820. /* If we've added more space for the firmware to place data, tell it.
  821. * Increment device's write pointer in multiples of 8. */
  822. if (rxq->write_actual != (rxq->write & ~0x7) ||
  823. abs(rxq->write - rxq->read) > 7) {
  824. spin_lock_irqsave(&rxq->lock, flags);
  825. rxq->need_update = 1;
  826. spin_unlock_irqrestore(&rxq->lock, flags);
  827. il_rx_queue_update_write_ptr(il, rxq);
  828. }
  829. }
  830. /**
  831. * il3945_rx_replenish - Move all used packet from rx_used to rx_free
  832. *
  833. * When moving to rx_free an SKB is allocated for the slot.
  834. *
  835. * Also restock the Rx queue via il3945_rx_queue_restock.
  836. * This is called as a scheduled work item (except for during initialization)
  837. */
  838. static void
  839. il3945_rx_allocate(struct il_priv *il, gfp_t priority)
  840. {
  841. struct il_rx_queue *rxq = &il->rxq;
  842. struct list_head *element;
  843. struct il_rx_buf *rxb;
  844. struct page *page;
  845. dma_addr_t page_dma;
  846. unsigned long flags;
  847. gfp_t gfp_mask = priority;
  848. while (1) {
  849. spin_lock_irqsave(&rxq->lock, flags);
  850. if (list_empty(&rxq->rx_used)) {
  851. spin_unlock_irqrestore(&rxq->lock, flags);
  852. return;
  853. }
  854. spin_unlock_irqrestore(&rxq->lock, flags);
  855. if (rxq->free_count > RX_LOW_WATERMARK)
  856. gfp_mask |= __GFP_NOWARN;
  857. if (il->hw_params.rx_page_order > 0)
  858. gfp_mask |= __GFP_COMP;
  859. /* Alloc a new receive buffer */
  860. page = alloc_pages(gfp_mask, il->hw_params.rx_page_order);
  861. if (!page) {
  862. if (net_ratelimit())
  863. D_INFO("Failed to allocate SKB buffer.\n");
  864. if (rxq->free_count <= RX_LOW_WATERMARK &&
  865. net_ratelimit())
  866. IL_ERR("Failed to allocate SKB buffer with %0x."
  867. "Only %u free buffers remaining.\n",
  868. priority, rxq->free_count);
  869. /* We don't reschedule replenish work here -- we will
  870. * call the restock method and if it still needs
  871. * more buffers it will schedule replenish */
  872. break;
  873. }
  874. /* Get physical address of RB/SKB */
  875. page_dma =
  876. pci_map_page(il->pci_dev, page, 0,
  877. PAGE_SIZE << il->hw_params.rx_page_order,
  878. PCI_DMA_FROMDEVICE);
  879. if (unlikely(pci_dma_mapping_error(il->pci_dev, page_dma))) {
  880. __free_pages(page, il->hw_params.rx_page_order);
  881. break;
  882. }
  883. spin_lock_irqsave(&rxq->lock, flags);
  884. if (list_empty(&rxq->rx_used)) {
  885. spin_unlock_irqrestore(&rxq->lock, flags);
  886. pci_unmap_page(il->pci_dev, page_dma,
  887. PAGE_SIZE << il->hw_params.rx_page_order,
  888. PCI_DMA_FROMDEVICE);
  889. __free_pages(page, il->hw_params.rx_page_order);
  890. return;
  891. }
  892. element = rxq->rx_used.next;
  893. rxb = list_entry(element, struct il_rx_buf, list);
  894. list_del(element);
  895. rxb->page = page;
  896. rxb->page_dma = page_dma;
  897. list_add_tail(&rxb->list, &rxq->rx_free);
  898. rxq->free_count++;
  899. il->alloc_rxb_page++;
  900. spin_unlock_irqrestore(&rxq->lock, flags);
  901. }
  902. }
  903. void
  904. il3945_rx_queue_reset(struct il_priv *il, struct il_rx_queue *rxq)
  905. {
  906. unsigned long flags;
  907. int i;
  908. spin_lock_irqsave(&rxq->lock, flags);
  909. INIT_LIST_HEAD(&rxq->rx_free);
  910. INIT_LIST_HEAD(&rxq->rx_used);
  911. /* Fill the rx_used queue with _all_ of the Rx buffers */
  912. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  913. /* In the reset function, these buffers may have been allocated
  914. * to an SKB, so we need to unmap and free potential storage */
  915. if (rxq->pool[i].page != NULL) {
  916. pci_unmap_page(il->pci_dev, rxq->pool[i].page_dma,
  917. PAGE_SIZE << il->hw_params.rx_page_order,
  918. PCI_DMA_FROMDEVICE);
  919. __il_free_pages(il, rxq->pool[i].page);
  920. rxq->pool[i].page = NULL;
  921. }
  922. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  923. }
  924. /* Set us so that we have processed and used all buffers, but have
  925. * not restocked the Rx queue with fresh buffers */
  926. rxq->read = rxq->write = 0;
  927. rxq->write_actual = 0;
  928. rxq->free_count = 0;
  929. spin_unlock_irqrestore(&rxq->lock, flags);
  930. }
  931. void
  932. il3945_rx_replenish(void *data)
  933. {
  934. struct il_priv *il = data;
  935. unsigned long flags;
  936. il3945_rx_allocate(il, GFP_KERNEL);
  937. spin_lock_irqsave(&il->lock, flags);
  938. il3945_rx_queue_restock(il);
  939. spin_unlock_irqrestore(&il->lock, flags);
  940. }
  941. static void
  942. il3945_rx_replenish_now(struct il_priv *il)
  943. {
  944. il3945_rx_allocate(il, GFP_ATOMIC);
  945. il3945_rx_queue_restock(il);
  946. }
  947. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  948. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  949. * This free routine walks the list of POOL entries and if SKB is set to
  950. * non NULL it is unmapped and freed
  951. */
  952. static void
  953. il3945_rx_queue_free(struct il_priv *il, struct il_rx_queue *rxq)
  954. {
  955. int i;
  956. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  957. if (rxq->pool[i].page != NULL) {
  958. pci_unmap_page(il->pci_dev, rxq->pool[i].page_dma,
  959. PAGE_SIZE << il->hw_params.rx_page_order,
  960. PCI_DMA_FROMDEVICE);
  961. __il_free_pages(il, rxq->pool[i].page);
  962. rxq->pool[i].page = NULL;
  963. }
  964. }
  965. dma_free_coherent(&il->pci_dev->dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  966. rxq->bd_dma);
  967. dma_free_coherent(&il->pci_dev->dev, sizeof(struct il_rb_status),
  968. rxq->rb_stts, rxq->rb_stts_dma);
  969. rxq->bd = NULL;
  970. rxq->rb_stts = NULL;
  971. }
  972. /* Convert linear signal-to-noise ratio into dB */
  973. static u8 ratio2dB[100] = {
  974. /* 0 1 2 3 4 5 6 7 8 9 */
  975. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  976. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  977. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  978. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  979. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  980. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  981. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  982. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  983. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  984. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  985. };
  986. /* Calculates a relative dB value from a ratio of linear
  987. * (i.e. not dB) signal levels.
  988. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  989. int
  990. il3945_calc_db_from_ratio(int sig_ratio)
  991. {
  992. /* 1000:1 or higher just report as 60 dB */
  993. if (sig_ratio >= 1000)
  994. return 60;
  995. /* 100:1 or higher, divide by 10 and use table,
  996. * add 20 dB to make up for divide by 10 */
  997. if (sig_ratio >= 100)
  998. return 20 + (int)ratio2dB[sig_ratio / 10];
  999. /* We shouldn't see this */
  1000. if (sig_ratio < 1)
  1001. return 0;
  1002. /* Use table for ratios 1:1 - 99:1 */
  1003. return (int)ratio2dB[sig_ratio];
  1004. }
  1005. /**
  1006. * il3945_rx_handle - Main entry function for receiving responses from uCode
  1007. *
  1008. * Uses the il->handlers callback function array to invoke
  1009. * the appropriate handlers, including command responses,
  1010. * frame-received notifications, and other notifications.
  1011. */
  1012. static void
  1013. il3945_rx_handle(struct il_priv *il)
  1014. {
  1015. struct il_rx_buf *rxb;
  1016. struct il_rx_pkt *pkt;
  1017. struct il_rx_queue *rxq = &il->rxq;
  1018. u32 r, i;
  1019. int reclaim;
  1020. unsigned long flags;
  1021. u8 fill_rx = 0;
  1022. u32 count = 8;
  1023. int total_empty = 0;
  1024. /* uCode's read idx (stored in shared DRAM) indicates the last Rx
  1025. * buffer that the driver may process (last buffer filled by ucode). */
  1026. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1027. i = rxq->read;
  1028. /* calculate total frames need to be restock after handling RX */
  1029. total_empty = r - rxq->write_actual;
  1030. if (total_empty < 0)
  1031. total_empty += RX_QUEUE_SIZE;
  1032. if (total_empty > (RX_QUEUE_SIZE / 2))
  1033. fill_rx = 1;
  1034. /* Rx interrupt, but nothing sent from uCode */
  1035. if (i == r)
  1036. D_RX("r = %d, i = %d\n", r, i);
  1037. while (i != r) {
  1038. int len;
  1039. rxb = rxq->queue[i];
  1040. /* If an RXB doesn't have a Rx queue slot associated with it,
  1041. * then a bug has been introduced in the queue refilling
  1042. * routines -- catch it here */
  1043. BUG_ON(rxb == NULL);
  1044. rxq->queue[i] = NULL;
  1045. pci_unmap_page(il->pci_dev, rxb->page_dma,
  1046. PAGE_SIZE << il->hw_params.rx_page_order,
  1047. PCI_DMA_FROMDEVICE);
  1048. pkt = rxb_addr(rxb);
  1049. len = le32_to_cpu(pkt->len_n_flags) & IL_RX_FRAME_SIZE_MSK;
  1050. len += sizeof(u32); /* account for status word */
  1051. reclaim = il_need_reclaim(il, pkt);
  1052. /* Based on type of command response or notification,
  1053. * handle those that need handling via function in
  1054. * handlers table. See il3945_setup_handlers() */
  1055. if (il->handlers[pkt->hdr.cmd]) {
  1056. D_RX("r = %d, i = %d, %s, 0x%02x\n", r, i,
  1057. il_get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1058. il->isr_stats.handlers[pkt->hdr.cmd]++;
  1059. il->handlers[pkt->hdr.cmd] (il, rxb);
  1060. } else {
  1061. /* No handling needed */
  1062. D_RX("r %d i %d No handler needed for %s, 0x%02x\n", r,
  1063. i, il_get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1064. }
  1065. /*
  1066. * XXX: After here, we should always check rxb->page
  1067. * against NULL before touching it or its virtual
  1068. * memory (pkt). Because some handler might have
  1069. * already taken or freed the pages.
  1070. */
  1071. if (reclaim) {
  1072. /* Invoke any callbacks, transfer the buffer to caller,
  1073. * and fire off the (possibly) blocking il_send_cmd()
  1074. * as we reclaim the driver command queue */
  1075. if (rxb->page)
  1076. il_tx_cmd_complete(il, rxb);
  1077. else
  1078. IL_WARN("Claim null rxb?\n");
  1079. }
  1080. /* Reuse the page if possible. For notification packets and
  1081. * SKBs that fail to Rx correctly, add them back into the
  1082. * rx_free list for reuse later. */
  1083. spin_lock_irqsave(&rxq->lock, flags);
  1084. if (rxb->page != NULL) {
  1085. rxb->page_dma =
  1086. pci_map_page(il->pci_dev, rxb->page, 0,
  1087. PAGE_SIZE << il->hw_params.
  1088. rx_page_order, PCI_DMA_FROMDEVICE);
  1089. if (unlikely(pci_dma_mapping_error(il->pci_dev,
  1090. rxb->page_dma))) {
  1091. __il_free_pages(il, rxb->page);
  1092. rxb->page = NULL;
  1093. list_add_tail(&rxb->list, &rxq->rx_used);
  1094. } else {
  1095. list_add_tail(&rxb->list, &rxq->rx_free);
  1096. rxq->free_count++;
  1097. }
  1098. } else
  1099. list_add_tail(&rxb->list, &rxq->rx_used);
  1100. spin_unlock_irqrestore(&rxq->lock, flags);
  1101. i = (i + 1) & RX_QUEUE_MASK;
  1102. /* If there are a lot of unused frames,
  1103. * restock the Rx queue so ucode won't assert. */
  1104. if (fill_rx) {
  1105. count++;
  1106. if (count >= 8) {
  1107. rxq->read = i;
  1108. il3945_rx_replenish_now(il);
  1109. count = 0;
  1110. }
  1111. }
  1112. }
  1113. /* Backtrack one entry */
  1114. rxq->read = i;
  1115. if (fill_rx)
  1116. il3945_rx_replenish_now(il);
  1117. else
  1118. il3945_rx_queue_restock(il);
  1119. }
  1120. /* call this function to flush any scheduled tasklet */
  1121. static inline void
  1122. il3945_synchronize_irq(struct il_priv *il)
  1123. {
  1124. /* wait to make sure we flush pending tasklet */
  1125. synchronize_irq(il->pci_dev->irq);
  1126. tasklet_kill(&il->irq_tasklet);
  1127. }
  1128. static const char *
  1129. il3945_desc_lookup(int i)
  1130. {
  1131. switch (i) {
  1132. case 1:
  1133. return "FAIL";
  1134. case 2:
  1135. return "BAD_PARAM";
  1136. case 3:
  1137. return "BAD_CHECKSUM";
  1138. case 4:
  1139. return "NMI_INTERRUPT";
  1140. case 5:
  1141. return "SYSASSERT";
  1142. case 6:
  1143. return "FATAL_ERROR";
  1144. }
  1145. return "UNKNOWN";
  1146. }
  1147. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1148. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1149. void
  1150. il3945_dump_nic_error_log(struct il_priv *il)
  1151. {
  1152. u32 i;
  1153. u32 desc, time, count, base, data1;
  1154. u32 blink1, blink2, ilink1, ilink2;
  1155. base = le32_to_cpu(il->card_alive.error_event_table_ptr);
  1156. if (!il3945_hw_valid_rtc_data_addr(base)) {
  1157. IL_ERR("Not valid error log pointer 0x%08X\n", base);
  1158. return;
  1159. }
  1160. count = il_read_targ_mem(il, base);
  1161. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1162. IL_ERR("Start IWL Error Log Dump:\n");
  1163. IL_ERR("Status: 0x%08lX, count: %d\n", il->status, count);
  1164. }
  1165. IL_ERR("Desc Time asrtPC blink2 "
  1166. "ilink1 nmiPC Line\n");
  1167. for (i = ERROR_START_OFFSET;
  1168. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1169. i += ERROR_ELEM_SIZE) {
  1170. desc = il_read_targ_mem(il, base + i);
  1171. time = il_read_targ_mem(il, base + i + 1 * sizeof(u32));
  1172. blink1 = il_read_targ_mem(il, base + i + 2 * sizeof(u32));
  1173. blink2 = il_read_targ_mem(il, base + i + 3 * sizeof(u32));
  1174. ilink1 = il_read_targ_mem(il, base + i + 4 * sizeof(u32));
  1175. ilink2 = il_read_targ_mem(il, base + i + 5 * sizeof(u32));
  1176. data1 = il_read_targ_mem(il, base + i + 6 * sizeof(u32));
  1177. IL_ERR("%-13s (0x%X) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1178. il3945_desc_lookup(desc), desc, time, blink1, blink2,
  1179. ilink1, ilink2, data1);
  1180. }
  1181. }
  1182. static void
  1183. il3945_irq_tasklet(unsigned long data)
  1184. {
  1185. struct il_priv *il = (struct il_priv *)data;
  1186. u32 inta, handled = 0;
  1187. u32 inta_fh;
  1188. unsigned long flags;
  1189. #ifdef CONFIG_IWLEGACY_DEBUG
  1190. u32 inta_mask;
  1191. #endif
  1192. spin_lock_irqsave(&il->lock, flags);
  1193. /* Ack/clear/reset pending uCode interrupts.
  1194. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1195. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1196. inta = _il_rd(il, CSR_INT);
  1197. _il_wr(il, CSR_INT, inta);
  1198. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1199. * Any new interrupts that happen after this, either while we're
  1200. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1201. inta_fh = _il_rd(il, CSR_FH_INT_STATUS);
  1202. _il_wr(il, CSR_FH_INT_STATUS, inta_fh);
  1203. #ifdef CONFIG_IWLEGACY_DEBUG
  1204. if (il_get_debug_level(il) & IL_DL_ISR) {
  1205. /* just for debug */
  1206. inta_mask = _il_rd(il, CSR_INT_MASK);
  1207. D_ISR("inta 0x%08x, enabled 0x%08x, fh 0x%08x\n", inta,
  1208. inta_mask, inta_fh);
  1209. }
  1210. #endif
  1211. spin_unlock_irqrestore(&il->lock, flags);
  1212. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1213. * atomic, make sure that inta covers all the interrupts that
  1214. * we've discovered, even if FH interrupt came in just after
  1215. * reading CSR_INT. */
  1216. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1217. inta |= CSR_INT_BIT_FH_RX;
  1218. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1219. inta |= CSR_INT_BIT_FH_TX;
  1220. /* Now service all interrupt bits discovered above. */
  1221. if (inta & CSR_INT_BIT_HW_ERR) {
  1222. IL_ERR("Hardware error detected. Restarting.\n");
  1223. /* Tell the device to stop sending interrupts */
  1224. il_disable_interrupts(il);
  1225. il->isr_stats.hw++;
  1226. il_irq_handle_error(il);
  1227. handled |= CSR_INT_BIT_HW_ERR;
  1228. return;
  1229. }
  1230. #ifdef CONFIG_IWLEGACY_DEBUG
  1231. if (il_get_debug_level(il) & (IL_DL_ISR)) {
  1232. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1233. if (inta & CSR_INT_BIT_SCD) {
  1234. D_ISR("Scheduler finished to transmit "
  1235. "the frame/frames.\n");
  1236. il->isr_stats.sch++;
  1237. }
  1238. /* Alive notification via Rx interrupt will do the real work */
  1239. if (inta & CSR_INT_BIT_ALIVE) {
  1240. D_ISR("Alive interrupt\n");
  1241. il->isr_stats.alive++;
  1242. }
  1243. }
  1244. #endif
  1245. /* Safely ignore these bits for debug checks below */
  1246. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1247. /* Error detected by uCode */
  1248. if (inta & CSR_INT_BIT_SW_ERR) {
  1249. IL_ERR("Microcode SW error detected. " "Restarting 0x%X.\n",
  1250. inta);
  1251. il->isr_stats.sw++;
  1252. il_irq_handle_error(il);
  1253. handled |= CSR_INT_BIT_SW_ERR;
  1254. }
  1255. /* uCode wakes up after power-down sleep */
  1256. if (inta & CSR_INT_BIT_WAKEUP) {
  1257. D_ISR("Wakeup interrupt\n");
  1258. il_rx_queue_update_write_ptr(il, &il->rxq);
  1259. spin_lock_irqsave(&il->lock, flags);
  1260. il_txq_update_write_ptr(il, &il->txq[0]);
  1261. il_txq_update_write_ptr(il, &il->txq[1]);
  1262. il_txq_update_write_ptr(il, &il->txq[2]);
  1263. il_txq_update_write_ptr(il, &il->txq[3]);
  1264. il_txq_update_write_ptr(il, &il->txq[4]);
  1265. spin_unlock_irqrestore(&il->lock, flags);
  1266. il->isr_stats.wakeup++;
  1267. handled |= CSR_INT_BIT_WAKEUP;
  1268. }
  1269. /* All uCode command responses, including Tx command responses,
  1270. * Rx "responses" (frame-received notification), and other
  1271. * notifications from uCode come through here*/
  1272. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1273. il3945_rx_handle(il);
  1274. il->isr_stats.rx++;
  1275. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1276. }
  1277. if (inta & CSR_INT_BIT_FH_TX) {
  1278. D_ISR("Tx interrupt\n");
  1279. il->isr_stats.tx++;
  1280. _il_wr(il, CSR_FH_INT_STATUS, (1 << 6));
  1281. il_wr(il, FH39_TCSR_CREDIT(FH39_SRVC_CHNL), 0x0);
  1282. handled |= CSR_INT_BIT_FH_TX;
  1283. }
  1284. if (inta & ~handled) {
  1285. IL_ERR("Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1286. il->isr_stats.unhandled++;
  1287. }
  1288. if (inta & ~il->inta_mask) {
  1289. IL_WARN("Disabled INTA bits 0x%08x were pending\n",
  1290. inta & ~il->inta_mask);
  1291. IL_WARN(" with inta_fh = 0x%08x\n", inta_fh);
  1292. }
  1293. /* Re-enable all interrupts */
  1294. /* only Re-enable if disabled by irq */
  1295. if (test_bit(S_INT_ENABLED, &il->status))
  1296. il_enable_interrupts(il);
  1297. #ifdef CONFIG_IWLEGACY_DEBUG
  1298. if (il_get_debug_level(il) & (IL_DL_ISR)) {
  1299. inta = _il_rd(il, CSR_INT);
  1300. inta_mask = _il_rd(il, CSR_INT_MASK);
  1301. inta_fh = _il_rd(il, CSR_FH_INT_STATUS);
  1302. D_ISR("End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1303. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1304. }
  1305. #endif
  1306. }
  1307. static int
  1308. il3945_get_channels_for_scan(struct il_priv *il, enum nl80211_band band,
  1309. u8 is_active, u8 n_probes,
  1310. struct il3945_scan_channel *scan_ch,
  1311. struct ieee80211_vif *vif)
  1312. {
  1313. struct ieee80211_channel *chan;
  1314. const struct ieee80211_supported_band *sband;
  1315. const struct il_channel_info *ch_info;
  1316. u16 passive_dwell = 0;
  1317. u16 active_dwell = 0;
  1318. int added, i;
  1319. sband = il_get_hw_mode(il, band);
  1320. if (!sband)
  1321. return 0;
  1322. active_dwell = il_get_active_dwell_time(il, band, n_probes);
  1323. passive_dwell = il_get_passive_dwell_time(il, band, vif);
  1324. if (passive_dwell <= active_dwell)
  1325. passive_dwell = active_dwell + 1;
  1326. for (i = 0, added = 0; i < il->scan_request->n_channels; i++) {
  1327. chan = il->scan_request->channels[i];
  1328. if (chan->band != band)
  1329. continue;
  1330. scan_ch->channel = chan->hw_value;
  1331. ch_info = il_get_channel_info(il, band, scan_ch->channel);
  1332. if (!il_is_channel_valid(ch_info)) {
  1333. D_SCAN("Channel %d is INVALID for this band.\n",
  1334. scan_ch->channel);
  1335. continue;
  1336. }
  1337. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1338. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1339. /* If passive , set up for auto-switch
  1340. * and use long active_dwell time.
  1341. */
  1342. if (!is_active || il_is_channel_passive(ch_info) ||
  1343. (chan->flags & IEEE80211_CHAN_NO_IR)) {
  1344. scan_ch->type = 0; /* passive */
  1345. if (IL_UCODE_API(il->ucode_ver) == 1)
  1346. scan_ch->active_dwell =
  1347. cpu_to_le16(passive_dwell - 1);
  1348. } else {
  1349. scan_ch->type = 1; /* active */
  1350. }
  1351. /* Set direct probe bits. These may be used both for active
  1352. * scan channels (probes gets sent right away),
  1353. * or for passive channels (probes get se sent only after
  1354. * hearing clear Rx packet).*/
  1355. if (IL_UCODE_API(il->ucode_ver) >= 2) {
  1356. if (n_probes)
  1357. scan_ch->type |= IL39_SCAN_PROBE_MASK(n_probes);
  1358. } else {
  1359. /* uCode v1 does not allow setting direct probe bits on
  1360. * passive channel. */
  1361. if ((scan_ch->type & 1) && n_probes)
  1362. scan_ch->type |= IL39_SCAN_PROBE_MASK(n_probes);
  1363. }
  1364. /* Set txpower levels to defaults */
  1365. scan_ch->tpc.dsp_atten = 110;
  1366. /* scan_pwr_info->tpc.dsp_atten; */
  1367. /*scan_pwr_info->tpc.tx_gain; */
  1368. if (band == NL80211_BAND_5GHZ)
  1369. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1370. else {
  1371. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1372. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1373. * power level:
  1374. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1375. */
  1376. }
  1377. D_SCAN("Scanning %d [%s %d]\n", scan_ch->channel,
  1378. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1379. (scan_ch->type & 1) ? active_dwell : passive_dwell);
  1380. scan_ch++;
  1381. added++;
  1382. }
  1383. D_SCAN("total channels to scan %d\n", added);
  1384. return added;
  1385. }
  1386. static void
  1387. il3945_init_hw_rates(struct il_priv *il, struct ieee80211_rate *rates)
  1388. {
  1389. int i;
  1390. for (i = 0; i < RATE_COUNT_LEGACY; i++) {
  1391. rates[i].bitrate = il3945_rates[i].ieee * 5;
  1392. rates[i].hw_value = i; /* Rate scaling will work on idxes */
  1393. rates[i].hw_value_short = i;
  1394. rates[i].flags = 0;
  1395. if (i > IL39_LAST_OFDM_RATE || i < IL_FIRST_OFDM_RATE) {
  1396. /*
  1397. * If CCK != 1M then set short preamble rate flag.
  1398. */
  1399. rates[i].flags |=
  1400. (il3945_rates[i].plcp ==
  1401. 10) ? 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1402. }
  1403. }
  1404. }
  1405. /******************************************************************************
  1406. *
  1407. * uCode download functions
  1408. *
  1409. ******************************************************************************/
  1410. static void
  1411. il3945_dealloc_ucode_pci(struct il_priv *il)
  1412. {
  1413. il_free_fw_desc(il->pci_dev, &il->ucode_code);
  1414. il_free_fw_desc(il->pci_dev, &il->ucode_data);
  1415. il_free_fw_desc(il->pci_dev, &il->ucode_data_backup);
  1416. il_free_fw_desc(il->pci_dev, &il->ucode_init);
  1417. il_free_fw_desc(il->pci_dev, &il->ucode_init_data);
  1418. il_free_fw_desc(il->pci_dev, &il->ucode_boot);
  1419. }
  1420. /**
  1421. * il3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1422. * looking at all data.
  1423. */
  1424. static int
  1425. il3945_verify_inst_full(struct il_priv *il, __le32 * image, u32 len)
  1426. {
  1427. u32 val;
  1428. u32 save_len = len;
  1429. int rc = 0;
  1430. u32 errcnt;
  1431. D_INFO("ucode inst image size is %u\n", len);
  1432. il_wr(il, HBUS_TARG_MEM_RADDR, IL39_RTC_INST_LOWER_BOUND);
  1433. errcnt = 0;
  1434. for (; len > 0; len -= sizeof(u32), image++) {
  1435. /* read data comes through single port, auto-incr addr */
  1436. /* NOTE: Use the debugless read so we don't flood kernel log
  1437. * if IL_DL_IO is set */
  1438. val = _il_rd(il, HBUS_TARG_MEM_RDAT);
  1439. if (val != le32_to_cpu(*image)) {
  1440. IL_ERR("uCode INST section is invalid at "
  1441. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1442. save_len - len, val, le32_to_cpu(*image));
  1443. rc = -EIO;
  1444. errcnt++;
  1445. if (errcnt >= 20)
  1446. break;
  1447. }
  1448. }
  1449. if (!errcnt)
  1450. D_INFO("ucode image in INSTRUCTION memory is good\n");
  1451. return rc;
  1452. }
  1453. /**
  1454. * il3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1455. * using sample data 100 bytes apart. If these sample points are good,
  1456. * it's a pretty good bet that everything between them is good, too.
  1457. */
  1458. static int
  1459. il3945_verify_inst_sparse(struct il_priv *il, __le32 * image, u32 len)
  1460. {
  1461. u32 val;
  1462. int rc = 0;
  1463. u32 errcnt = 0;
  1464. u32 i;
  1465. D_INFO("ucode inst image size is %u\n", len);
  1466. for (i = 0; i < len; i += 100, image += 100 / sizeof(u32)) {
  1467. /* read data comes through single port, auto-incr addr */
  1468. /* NOTE: Use the debugless read so we don't flood kernel log
  1469. * if IL_DL_IO is set */
  1470. il_wr(il, HBUS_TARG_MEM_RADDR, i + IL39_RTC_INST_LOWER_BOUND);
  1471. val = _il_rd(il, HBUS_TARG_MEM_RDAT);
  1472. if (val != le32_to_cpu(*image)) {
  1473. #if 0 /* Enable this if you want to see details */
  1474. IL_ERR("uCode INST section is invalid at "
  1475. "offset 0x%x, is 0x%x, s/b 0x%x\n", i, val,
  1476. *image);
  1477. #endif
  1478. rc = -EIO;
  1479. errcnt++;
  1480. if (errcnt >= 3)
  1481. break;
  1482. }
  1483. }
  1484. return rc;
  1485. }
  1486. /**
  1487. * il3945_verify_ucode - determine which instruction image is in SRAM,
  1488. * and verify its contents
  1489. */
  1490. static int
  1491. il3945_verify_ucode(struct il_priv *il)
  1492. {
  1493. __le32 *image;
  1494. u32 len;
  1495. int rc = 0;
  1496. /* Try bootstrap */
  1497. image = (__le32 *) il->ucode_boot.v_addr;
  1498. len = il->ucode_boot.len;
  1499. rc = il3945_verify_inst_sparse(il, image, len);
  1500. if (rc == 0) {
  1501. D_INFO("Bootstrap uCode is good in inst SRAM\n");
  1502. return 0;
  1503. }
  1504. /* Try initialize */
  1505. image = (__le32 *) il->ucode_init.v_addr;
  1506. len = il->ucode_init.len;
  1507. rc = il3945_verify_inst_sparse(il, image, len);
  1508. if (rc == 0) {
  1509. D_INFO("Initialize uCode is good in inst SRAM\n");
  1510. return 0;
  1511. }
  1512. /* Try runtime/protocol */
  1513. image = (__le32 *) il->ucode_code.v_addr;
  1514. len = il->ucode_code.len;
  1515. rc = il3945_verify_inst_sparse(il, image, len);
  1516. if (rc == 0) {
  1517. D_INFO("Runtime uCode is good in inst SRAM\n");
  1518. return 0;
  1519. }
  1520. IL_ERR("NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1521. /* Since nothing seems to match, show first several data entries in
  1522. * instruction SRAM, so maybe visual inspection will give a clue.
  1523. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1524. image = (__le32 *) il->ucode_boot.v_addr;
  1525. len = il->ucode_boot.len;
  1526. rc = il3945_verify_inst_full(il, image, len);
  1527. return rc;
  1528. }
  1529. static void
  1530. il3945_nic_start(struct il_priv *il)
  1531. {
  1532. /* Remove all resets to allow NIC to operate */
  1533. _il_wr(il, CSR_RESET, 0);
  1534. }
  1535. #define IL3945_UCODE_GET(item) \
  1536. static u32 il3945_ucode_get_##item(const struct il_ucode_header *ucode)\
  1537. { \
  1538. return le32_to_cpu(ucode->v1.item); \
  1539. }
  1540. static u32
  1541. il3945_ucode_get_header_size(u32 api_ver)
  1542. {
  1543. return 24;
  1544. }
  1545. static u8 *
  1546. il3945_ucode_get_data(const struct il_ucode_header *ucode)
  1547. {
  1548. return (u8 *) ucode->v1.data;
  1549. }
  1550. IL3945_UCODE_GET(inst_size);
  1551. IL3945_UCODE_GET(data_size);
  1552. IL3945_UCODE_GET(init_size);
  1553. IL3945_UCODE_GET(init_data_size);
  1554. IL3945_UCODE_GET(boot_size);
  1555. /**
  1556. * il3945_read_ucode - Read uCode images from disk file.
  1557. *
  1558. * Copy into buffers for card to fetch via bus-mastering
  1559. */
  1560. static int
  1561. il3945_read_ucode(struct il_priv *il)
  1562. {
  1563. const struct il_ucode_header *ucode;
  1564. int ret = -EINVAL, idx;
  1565. const struct firmware *ucode_raw;
  1566. /* firmware file name contains uCode/driver compatibility version */
  1567. const char *name_pre = il->cfg->fw_name_pre;
  1568. const unsigned int api_max = il->cfg->ucode_api_max;
  1569. const unsigned int api_min = il->cfg->ucode_api_min;
  1570. char buf[25];
  1571. u8 *src;
  1572. size_t len;
  1573. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1574. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1575. * request_firmware() is synchronous, file is in memory on return. */
  1576. for (idx = api_max; idx >= api_min; idx--) {
  1577. sprintf(buf, "%s%u%s", name_pre, idx, ".ucode");
  1578. ret = request_firmware(&ucode_raw, buf, &il->pci_dev->dev);
  1579. if (ret < 0) {
  1580. IL_ERR("%s firmware file req failed: %d\n", buf, ret);
  1581. if (ret == -ENOENT)
  1582. continue;
  1583. else
  1584. goto error;
  1585. } else {
  1586. if (idx < api_max)
  1587. IL_ERR("Loaded firmware %s, "
  1588. "which is deprecated. "
  1589. " Please use API v%u instead.\n", buf,
  1590. api_max);
  1591. D_INFO("Got firmware '%s' file "
  1592. "(%zd bytes) from disk\n", buf, ucode_raw->size);
  1593. break;
  1594. }
  1595. }
  1596. if (ret < 0)
  1597. goto error;
  1598. /* Make sure that we got at least our header! */
  1599. if (ucode_raw->size < il3945_ucode_get_header_size(1)) {
  1600. IL_ERR("File size way too small!\n");
  1601. ret = -EINVAL;
  1602. goto err_release;
  1603. }
  1604. /* Data from ucode file: header followed by uCode images */
  1605. ucode = (struct il_ucode_header *)ucode_raw->data;
  1606. il->ucode_ver = le32_to_cpu(ucode->ver);
  1607. api_ver = IL_UCODE_API(il->ucode_ver);
  1608. inst_size = il3945_ucode_get_inst_size(ucode);
  1609. data_size = il3945_ucode_get_data_size(ucode);
  1610. init_size = il3945_ucode_get_init_size(ucode);
  1611. init_data_size = il3945_ucode_get_init_data_size(ucode);
  1612. boot_size = il3945_ucode_get_boot_size(ucode);
  1613. src = il3945_ucode_get_data(ucode);
  1614. /* api_ver should match the api version forming part of the
  1615. * firmware filename ... but we don't check for that and only rely
  1616. * on the API version read from firmware header from here on forward */
  1617. if (api_ver < api_min || api_ver > api_max) {
  1618. IL_ERR("Driver unable to support your firmware API. "
  1619. "Driver supports v%u, firmware is v%u.\n", api_max,
  1620. api_ver);
  1621. il->ucode_ver = 0;
  1622. ret = -EINVAL;
  1623. goto err_release;
  1624. }
  1625. if (api_ver != api_max)
  1626. IL_ERR("Firmware has old API version. Expected %u, "
  1627. "got %u. New firmware can be obtained "
  1628. "from http://www.intellinuxwireless.org.\n", api_max,
  1629. api_ver);
  1630. IL_INFO("loaded firmware version %u.%u.%u.%u\n",
  1631. IL_UCODE_MAJOR(il->ucode_ver), IL_UCODE_MINOR(il->ucode_ver),
  1632. IL_UCODE_API(il->ucode_ver), IL_UCODE_SERIAL(il->ucode_ver));
  1633. snprintf(il->hw->wiphy->fw_version, sizeof(il->hw->wiphy->fw_version),
  1634. "%u.%u.%u.%u", IL_UCODE_MAJOR(il->ucode_ver),
  1635. IL_UCODE_MINOR(il->ucode_ver), IL_UCODE_API(il->ucode_ver),
  1636. IL_UCODE_SERIAL(il->ucode_ver));
  1637. D_INFO("f/w package hdr ucode version raw = 0x%x\n", il->ucode_ver);
  1638. D_INFO("f/w package hdr runtime inst size = %u\n", inst_size);
  1639. D_INFO("f/w package hdr runtime data size = %u\n", data_size);
  1640. D_INFO("f/w package hdr init inst size = %u\n", init_size);
  1641. D_INFO("f/w package hdr init data size = %u\n", init_data_size);
  1642. D_INFO("f/w package hdr boot inst size = %u\n", boot_size);
  1643. /* Verify size of file vs. image size info in file's header */
  1644. if (ucode_raw->size !=
  1645. il3945_ucode_get_header_size(api_ver) + inst_size + data_size +
  1646. init_size + init_data_size + boot_size) {
  1647. D_INFO("uCode file size %zd does not match expected size\n",
  1648. ucode_raw->size);
  1649. ret = -EINVAL;
  1650. goto err_release;
  1651. }
  1652. /* Verify that uCode images will fit in card's SRAM */
  1653. if (inst_size > IL39_MAX_INST_SIZE) {
  1654. D_INFO("uCode instr len %d too large to fit in\n", inst_size);
  1655. ret = -EINVAL;
  1656. goto err_release;
  1657. }
  1658. if (data_size > IL39_MAX_DATA_SIZE) {
  1659. D_INFO("uCode data len %d too large to fit in\n", data_size);
  1660. ret = -EINVAL;
  1661. goto err_release;
  1662. }
  1663. if (init_size > IL39_MAX_INST_SIZE) {
  1664. D_INFO("uCode init instr len %d too large to fit in\n",
  1665. init_size);
  1666. ret = -EINVAL;
  1667. goto err_release;
  1668. }
  1669. if (init_data_size > IL39_MAX_DATA_SIZE) {
  1670. D_INFO("uCode init data len %d too large to fit in\n",
  1671. init_data_size);
  1672. ret = -EINVAL;
  1673. goto err_release;
  1674. }
  1675. if (boot_size > IL39_MAX_BSM_SIZE) {
  1676. D_INFO("uCode boot instr len %d too large to fit in\n",
  1677. boot_size);
  1678. ret = -EINVAL;
  1679. goto err_release;
  1680. }
  1681. /* Allocate ucode buffers for card's bus-master loading ... */
  1682. /* Runtime instructions and 2 copies of data:
  1683. * 1) unmodified from disk
  1684. * 2) backup cache for save/restore during power-downs */
  1685. il->ucode_code.len = inst_size;
  1686. il_alloc_fw_desc(il->pci_dev, &il->ucode_code);
  1687. il->ucode_data.len = data_size;
  1688. il_alloc_fw_desc(il->pci_dev, &il->ucode_data);
  1689. il->ucode_data_backup.len = data_size;
  1690. il_alloc_fw_desc(il->pci_dev, &il->ucode_data_backup);
  1691. if (!il->ucode_code.v_addr || !il->ucode_data.v_addr ||
  1692. !il->ucode_data_backup.v_addr)
  1693. goto err_pci_alloc;
  1694. /* Initialization instructions and data */
  1695. if (init_size && init_data_size) {
  1696. il->ucode_init.len = init_size;
  1697. il_alloc_fw_desc(il->pci_dev, &il->ucode_init);
  1698. il->ucode_init_data.len = init_data_size;
  1699. il_alloc_fw_desc(il->pci_dev, &il->ucode_init_data);
  1700. if (!il->ucode_init.v_addr || !il->ucode_init_data.v_addr)
  1701. goto err_pci_alloc;
  1702. }
  1703. /* Bootstrap (instructions only, no data) */
  1704. if (boot_size) {
  1705. il->ucode_boot.len = boot_size;
  1706. il_alloc_fw_desc(il->pci_dev, &il->ucode_boot);
  1707. if (!il->ucode_boot.v_addr)
  1708. goto err_pci_alloc;
  1709. }
  1710. /* Copy images into buffers for card's bus-master reads ... */
  1711. /* Runtime instructions (first block of data in file) */
  1712. len = inst_size;
  1713. D_INFO("Copying (but not loading) uCode instr len %zd\n", len);
  1714. memcpy(il->ucode_code.v_addr, src, len);
  1715. src += len;
  1716. D_INFO("uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1717. il->ucode_code.v_addr, (u32) il->ucode_code.p_addr);
  1718. /* Runtime data (2nd block)
  1719. * NOTE: Copy into backup buffer will be done in il3945_up() */
  1720. len = data_size;
  1721. D_INFO("Copying (but not loading) uCode data len %zd\n", len);
  1722. memcpy(il->ucode_data.v_addr, src, len);
  1723. memcpy(il->ucode_data_backup.v_addr, src, len);
  1724. src += len;
  1725. /* Initialization instructions (3rd block) */
  1726. if (init_size) {
  1727. len = init_size;
  1728. D_INFO("Copying (but not loading) init instr len %zd\n", len);
  1729. memcpy(il->ucode_init.v_addr, src, len);
  1730. src += len;
  1731. }
  1732. /* Initialization data (4th block) */
  1733. if (init_data_size) {
  1734. len = init_data_size;
  1735. D_INFO("Copying (but not loading) init data len %zd\n", len);
  1736. memcpy(il->ucode_init_data.v_addr, src, len);
  1737. src += len;
  1738. }
  1739. /* Bootstrap instructions (5th block) */
  1740. len = boot_size;
  1741. D_INFO("Copying (but not loading) boot instr len %zd\n", len);
  1742. memcpy(il->ucode_boot.v_addr, src, len);
  1743. /* We have our copies now, allow OS release its copies */
  1744. release_firmware(ucode_raw);
  1745. return 0;
  1746. err_pci_alloc:
  1747. IL_ERR("failed to allocate pci memory\n");
  1748. ret = -ENOMEM;
  1749. il3945_dealloc_ucode_pci(il);
  1750. err_release:
  1751. release_firmware(ucode_raw);
  1752. error:
  1753. return ret;
  1754. }
  1755. /**
  1756. * il3945_set_ucode_ptrs - Set uCode address location
  1757. *
  1758. * Tell initialization uCode where to find runtime uCode.
  1759. *
  1760. * BSM registers initially contain pointers to initialization uCode.
  1761. * We need to replace them to load runtime uCode inst and data,
  1762. * and to save runtime data when powering down.
  1763. */
  1764. static int
  1765. il3945_set_ucode_ptrs(struct il_priv *il)
  1766. {
  1767. dma_addr_t pinst;
  1768. dma_addr_t pdata;
  1769. /* bits 31:0 for 3945 */
  1770. pinst = il->ucode_code.p_addr;
  1771. pdata = il->ucode_data_backup.p_addr;
  1772. /* Tell bootstrap uCode where to find image to load */
  1773. il_wr_prph(il, BSM_DRAM_INST_PTR_REG, pinst);
  1774. il_wr_prph(il, BSM_DRAM_DATA_PTR_REG, pdata);
  1775. il_wr_prph(il, BSM_DRAM_DATA_BYTECOUNT_REG, il->ucode_data.len);
  1776. /* Inst byte count must be last to set up, bit 31 signals uCode
  1777. * that all new ptr/size info is in place */
  1778. il_wr_prph(il, BSM_DRAM_INST_BYTECOUNT_REG,
  1779. il->ucode_code.len | BSM_DRAM_INST_LOAD);
  1780. D_INFO("Runtime uCode pointers are set.\n");
  1781. return 0;
  1782. }
  1783. /**
  1784. * il3945_init_alive_start - Called after N_ALIVE notification received
  1785. *
  1786. * Called after N_ALIVE notification received from "initialize" uCode.
  1787. *
  1788. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  1789. */
  1790. static void
  1791. il3945_init_alive_start(struct il_priv *il)
  1792. {
  1793. /* Check alive response for "valid" sign from uCode */
  1794. if (il->card_alive_init.is_valid != UCODE_VALID_OK) {
  1795. /* We had an error bringing up the hardware, so take it
  1796. * all the way back down so we can try again */
  1797. D_INFO("Initialize Alive failed.\n");
  1798. goto restart;
  1799. }
  1800. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  1801. * This is a paranoid check, because we would not have gotten the
  1802. * "initialize" alive if code weren't properly loaded. */
  1803. if (il3945_verify_ucode(il)) {
  1804. /* Runtime instruction load was bad;
  1805. * take it all the way back down so we can try again */
  1806. D_INFO("Bad \"initialize\" uCode load.\n");
  1807. goto restart;
  1808. }
  1809. /* Send pointers to protocol/runtime uCode image ... init code will
  1810. * load and launch runtime uCode, which will send us another "Alive"
  1811. * notification. */
  1812. D_INFO("Initialization Alive received.\n");
  1813. if (il3945_set_ucode_ptrs(il)) {
  1814. /* Runtime instruction load won't happen;
  1815. * take it all the way back down so we can try again */
  1816. D_INFO("Couldn't set up uCode pointers.\n");
  1817. goto restart;
  1818. }
  1819. return;
  1820. restart:
  1821. queue_work(il->workqueue, &il->restart);
  1822. }
  1823. /**
  1824. * il3945_alive_start - called after N_ALIVE notification received
  1825. * from protocol/runtime uCode (initialization uCode's
  1826. * Alive gets handled by il3945_init_alive_start()).
  1827. */
  1828. static void
  1829. il3945_alive_start(struct il_priv *il)
  1830. {
  1831. int thermal_spin = 0;
  1832. u32 rfkill;
  1833. D_INFO("Runtime Alive received.\n");
  1834. if (il->card_alive.is_valid != UCODE_VALID_OK) {
  1835. /* We had an error bringing up the hardware, so take it
  1836. * all the way back down so we can try again */
  1837. D_INFO("Alive failed.\n");
  1838. goto restart;
  1839. }
  1840. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1841. * This is a paranoid check, because we would not have gotten the
  1842. * "runtime" alive if code weren't properly loaded. */
  1843. if (il3945_verify_ucode(il)) {
  1844. /* Runtime instruction load was bad;
  1845. * take it all the way back down so we can try again */
  1846. D_INFO("Bad runtime uCode load.\n");
  1847. goto restart;
  1848. }
  1849. rfkill = il_rd_prph(il, APMG_RFKILL_REG);
  1850. D_INFO("RFKILL status: 0x%x\n", rfkill);
  1851. if (rfkill & 0x1) {
  1852. clear_bit(S_RFKILL, &il->status);
  1853. /* if RFKILL is not on, then wait for thermal
  1854. * sensor in adapter to kick in */
  1855. while (il3945_hw_get_temperature(il) == 0) {
  1856. thermal_spin++;
  1857. udelay(10);
  1858. }
  1859. if (thermal_spin)
  1860. D_INFO("Thermal calibration took %dus\n",
  1861. thermal_spin * 10);
  1862. } else
  1863. set_bit(S_RFKILL, &il->status);
  1864. /* After the ALIVE response, we can send commands to 3945 uCode */
  1865. set_bit(S_ALIVE, &il->status);
  1866. /* Enable watchdog to monitor the driver tx queues */
  1867. il_setup_watchdog(il);
  1868. if (il_is_rfkill(il))
  1869. return;
  1870. ieee80211_wake_queues(il->hw);
  1871. il->active_rate = RATES_MASK_3945;
  1872. il_power_update_mode(il, true);
  1873. if (il_is_associated(il)) {
  1874. struct il3945_rxon_cmd *active_rxon =
  1875. (struct il3945_rxon_cmd *)(&il->active);
  1876. il->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1877. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1878. } else {
  1879. /* Initialize our rx_config data */
  1880. il_connection_init_rx_config(il);
  1881. }
  1882. /* Configure Bluetooth device coexistence support */
  1883. il_send_bt_config(il);
  1884. set_bit(S_READY, &il->status);
  1885. /* Configure the adapter for unassociated operation */
  1886. il3945_commit_rxon(il);
  1887. il3945_reg_txpower_periodic(il);
  1888. D_INFO("ALIVE processing complete.\n");
  1889. wake_up(&il->wait_command_queue);
  1890. return;
  1891. restart:
  1892. queue_work(il->workqueue, &il->restart);
  1893. }
  1894. static void il3945_cancel_deferred_work(struct il_priv *il);
  1895. static void
  1896. __il3945_down(struct il_priv *il)
  1897. {
  1898. unsigned long flags;
  1899. int exit_pending;
  1900. D_INFO(DRV_NAME " is going down\n");
  1901. il_scan_cancel_timeout(il, 200);
  1902. exit_pending = test_and_set_bit(S_EXIT_PENDING, &il->status);
  1903. /* Stop TX queues watchdog. We need to have S_EXIT_PENDING bit set
  1904. * to prevent rearm timer */
  1905. del_timer_sync(&il->watchdog);
  1906. /* Station information will now be cleared in device */
  1907. il_clear_ucode_stations(il);
  1908. il_dealloc_bcast_stations(il);
  1909. il_clear_driver_stations(il);
  1910. /* Unblock any waiting calls */
  1911. wake_up_all(&il->wait_command_queue);
  1912. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1913. * exiting the module */
  1914. if (!exit_pending)
  1915. clear_bit(S_EXIT_PENDING, &il->status);
  1916. /* stop and reset the on-board processor */
  1917. _il_wr(il, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1918. /* tell the device to stop sending interrupts */
  1919. spin_lock_irqsave(&il->lock, flags);
  1920. il_disable_interrupts(il);
  1921. spin_unlock_irqrestore(&il->lock, flags);
  1922. il3945_synchronize_irq(il);
  1923. if (il->mac80211_registered)
  1924. ieee80211_stop_queues(il->hw);
  1925. /* If we have not previously called il3945_init() then
  1926. * clear all bits but the RF Kill bits and return */
  1927. if (!il_is_init(il)) {
  1928. il->status =
  1929. test_bit(S_RFKILL, &il->status) << S_RFKILL |
  1930. test_bit(S_GEO_CONFIGURED, &il->status) << S_GEO_CONFIGURED |
  1931. test_bit(S_EXIT_PENDING, &il->status) << S_EXIT_PENDING;
  1932. goto exit;
  1933. }
  1934. /* ...otherwise clear out all the status bits but the RF Kill
  1935. * bit and continue taking the NIC down. */
  1936. il->status &=
  1937. test_bit(S_RFKILL, &il->status) << S_RFKILL |
  1938. test_bit(S_GEO_CONFIGURED, &il->status) << S_GEO_CONFIGURED |
  1939. test_bit(S_FW_ERROR, &il->status) << S_FW_ERROR |
  1940. test_bit(S_EXIT_PENDING, &il->status) << S_EXIT_PENDING;
  1941. /*
  1942. * We disabled and synchronized interrupt, and priv->mutex is taken, so
  1943. * here is the only thread which will program device registers, but
  1944. * still have lockdep assertions, so we are taking reg_lock.
  1945. */
  1946. spin_lock_irq(&il->reg_lock);
  1947. /* FIXME: il_grab_nic_access if rfkill is off ? */
  1948. il3945_hw_txq_ctx_stop(il);
  1949. il3945_hw_rxq_stop(il);
  1950. /* Power-down device's busmaster DMA clocks */
  1951. _il_wr_prph(il, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  1952. udelay(5);
  1953. /* Stop the device, and put it in low power state */
  1954. _il_apm_stop(il);
  1955. spin_unlock_irq(&il->reg_lock);
  1956. il3945_hw_txq_ctx_free(il);
  1957. exit:
  1958. memset(&il->card_alive, 0, sizeof(struct il_alive_resp));
  1959. if (il->beacon_skb)
  1960. dev_kfree_skb(il->beacon_skb);
  1961. il->beacon_skb = NULL;
  1962. /* clear out any free frames */
  1963. il3945_clear_free_frames(il);
  1964. }
  1965. static void
  1966. il3945_down(struct il_priv *il)
  1967. {
  1968. mutex_lock(&il->mutex);
  1969. __il3945_down(il);
  1970. mutex_unlock(&il->mutex);
  1971. il3945_cancel_deferred_work(il);
  1972. }
  1973. #define MAX_HW_RESTARTS 5
  1974. static int
  1975. il3945_alloc_bcast_station(struct il_priv *il)
  1976. {
  1977. unsigned long flags;
  1978. u8 sta_id;
  1979. spin_lock_irqsave(&il->sta_lock, flags);
  1980. sta_id = il_prep_station(il, il_bcast_addr, false, NULL);
  1981. if (sta_id == IL_INVALID_STATION) {
  1982. IL_ERR("Unable to prepare broadcast station\n");
  1983. spin_unlock_irqrestore(&il->sta_lock, flags);
  1984. return -EINVAL;
  1985. }
  1986. il->stations[sta_id].used |= IL_STA_DRIVER_ACTIVE;
  1987. il->stations[sta_id].used |= IL_STA_BCAST;
  1988. spin_unlock_irqrestore(&il->sta_lock, flags);
  1989. return 0;
  1990. }
  1991. static int
  1992. __il3945_up(struct il_priv *il)
  1993. {
  1994. int rc, i;
  1995. rc = il3945_alloc_bcast_station(il);
  1996. if (rc)
  1997. return rc;
  1998. if (test_bit(S_EXIT_PENDING, &il->status)) {
  1999. IL_WARN("Exit pending; will not bring the NIC up\n");
  2000. return -EIO;
  2001. }
  2002. if (!il->ucode_data_backup.v_addr || !il->ucode_data.v_addr) {
  2003. IL_ERR("ucode not available for device bring up\n");
  2004. return -EIO;
  2005. }
  2006. /* If platform's RF_KILL switch is NOT set to KILL */
  2007. if (_il_rd(il, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2008. clear_bit(S_RFKILL, &il->status);
  2009. else {
  2010. set_bit(S_RFKILL, &il->status);
  2011. return -ERFKILL;
  2012. }
  2013. _il_wr(il, CSR_INT, 0xFFFFFFFF);
  2014. rc = il3945_hw_nic_init(il);
  2015. if (rc) {
  2016. IL_ERR("Unable to int nic\n");
  2017. return rc;
  2018. }
  2019. /* make sure rfkill handshake bits are cleared */
  2020. _il_wr(il, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2021. _il_wr(il, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2022. /* clear (again), then enable host interrupts */
  2023. _il_wr(il, CSR_INT, 0xFFFFFFFF);
  2024. il_enable_interrupts(il);
  2025. /* really make sure rfkill handshake bits are cleared */
  2026. _il_wr(il, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2027. _il_wr(il, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2028. /* Copy original ucode data image from disk into backup cache.
  2029. * This will be used to initialize the on-board processor's
  2030. * data SRAM for a clean start when the runtime program first loads. */
  2031. memcpy(il->ucode_data_backup.v_addr, il->ucode_data.v_addr,
  2032. il->ucode_data.len);
  2033. /* We return success when we resume from suspend and rf_kill is on. */
  2034. if (test_bit(S_RFKILL, &il->status))
  2035. return 0;
  2036. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2037. /* load bootstrap state machine,
  2038. * load bootstrap program into processor's memory,
  2039. * prepare to load the "initialize" uCode */
  2040. rc = il->ops->load_ucode(il);
  2041. if (rc) {
  2042. IL_ERR("Unable to set up bootstrap uCode: %d\n", rc);
  2043. continue;
  2044. }
  2045. /* start card; "initialize" will load runtime ucode */
  2046. il3945_nic_start(il);
  2047. D_INFO(DRV_NAME " is coming up\n");
  2048. return 0;
  2049. }
  2050. set_bit(S_EXIT_PENDING, &il->status);
  2051. __il3945_down(il);
  2052. clear_bit(S_EXIT_PENDING, &il->status);
  2053. /* tried to restart and config the device for as long as our
  2054. * patience could withstand */
  2055. IL_ERR("Unable to initialize device after %d attempts.\n", i);
  2056. return -EIO;
  2057. }
  2058. /*****************************************************************************
  2059. *
  2060. * Workqueue callbacks
  2061. *
  2062. *****************************************************************************/
  2063. static void
  2064. il3945_bg_init_alive_start(struct work_struct *data)
  2065. {
  2066. struct il_priv *il =
  2067. container_of(data, struct il_priv, init_alive_start.work);
  2068. mutex_lock(&il->mutex);
  2069. if (test_bit(S_EXIT_PENDING, &il->status))
  2070. goto out;
  2071. il3945_init_alive_start(il);
  2072. out:
  2073. mutex_unlock(&il->mutex);
  2074. }
  2075. static void
  2076. il3945_bg_alive_start(struct work_struct *data)
  2077. {
  2078. struct il_priv *il =
  2079. container_of(data, struct il_priv, alive_start.work);
  2080. mutex_lock(&il->mutex);
  2081. if (test_bit(S_EXIT_PENDING, &il->status) || il->txq == NULL)
  2082. goto out;
  2083. il3945_alive_start(il);
  2084. out:
  2085. mutex_unlock(&il->mutex);
  2086. }
  2087. /*
  2088. * 3945 cannot interrupt driver when hardware rf kill switch toggles;
  2089. * driver must poll CSR_GP_CNTRL_REG register for change. This register
  2090. * *is* readable even when device has been SW_RESET into low power mode
  2091. * (e.g. during RF KILL).
  2092. */
  2093. static void
  2094. il3945_rfkill_poll(struct work_struct *data)
  2095. {
  2096. struct il_priv *il =
  2097. container_of(data, struct il_priv, _3945.rfkill_poll.work);
  2098. bool old_rfkill = test_bit(S_RFKILL, &il->status);
  2099. bool new_rfkill =
  2100. !(_il_rd(il, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW);
  2101. if (new_rfkill != old_rfkill) {
  2102. if (new_rfkill)
  2103. set_bit(S_RFKILL, &il->status);
  2104. else
  2105. clear_bit(S_RFKILL, &il->status);
  2106. wiphy_rfkill_set_hw_state(il->hw->wiphy, new_rfkill);
  2107. D_RF_KILL("RF_KILL bit toggled to %s.\n",
  2108. new_rfkill ? "disable radio" : "enable radio");
  2109. }
  2110. /* Keep this running, even if radio now enabled. This will be
  2111. * cancelled in mac_start() if system decides to start again */
  2112. queue_delayed_work(il->workqueue, &il->_3945.rfkill_poll,
  2113. round_jiffies_relative(2 * HZ));
  2114. }
  2115. int
  2116. il3945_request_scan(struct il_priv *il, struct ieee80211_vif *vif)
  2117. {
  2118. struct il_host_cmd cmd = {
  2119. .id = C_SCAN,
  2120. .len = sizeof(struct il3945_scan_cmd),
  2121. .flags = CMD_SIZE_HUGE,
  2122. };
  2123. struct il3945_scan_cmd *scan;
  2124. u8 n_probes = 0;
  2125. enum nl80211_band band;
  2126. bool is_active = false;
  2127. int ret;
  2128. u16 len;
  2129. lockdep_assert_held(&il->mutex);
  2130. if (!il->scan_cmd) {
  2131. il->scan_cmd =
  2132. kmalloc(sizeof(struct il3945_scan_cmd) + IL_MAX_SCAN_SIZE,
  2133. GFP_KERNEL);
  2134. if (!il->scan_cmd) {
  2135. D_SCAN("Fail to allocate scan memory\n");
  2136. return -ENOMEM;
  2137. }
  2138. }
  2139. scan = il->scan_cmd;
  2140. memset(scan, 0, sizeof(struct il3945_scan_cmd) + IL_MAX_SCAN_SIZE);
  2141. scan->quiet_plcp_th = IL_PLCP_QUIET_THRESH;
  2142. scan->quiet_time = IL_ACTIVE_QUIET_TIME;
  2143. if (il_is_associated(il)) {
  2144. u16 interval;
  2145. u32 extra;
  2146. u32 suspend_time = 100;
  2147. u32 scan_suspend_time = 100;
  2148. D_INFO("Scanning while associated...\n");
  2149. interval = vif->bss_conf.beacon_int;
  2150. scan->suspend_time = 0;
  2151. scan->max_out_time = cpu_to_le32(200 * 1024);
  2152. if (!interval)
  2153. interval = suspend_time;
  2154. /*
  2155. * suspend time format:
  2156. * 0-19: beacon interval in usec (time before exec.)
  2157. * 20-23: 0
  2158. * 24-31: number of beacons (suspend between channels)
  2159. */
  2160. extra = (suspend_time / interval) << 24;
  2161. scan_suspend_time =
  2162. 0xFF0FFFFF & (extra | ((suspend_time % interval) * 1024));
  2163. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2164. D_SCAN("suspend_time 0x%X beacon interval %d\n",
  2165. scan_suspend_time, interval);
  2166. }
  2167. if (il->scan_request->n_ssids) {
  2168. int i, p = 0;
  2169. D_SCAN("Kicking off active scan\n");
  2170. for (i = 0; i < il->scan_request->n_ssids; i++) {
  2171. /* always does wildcard anyway */
  2172. if (!il->scan_request->ssids[i].ssid_len)
  2173. continue;
  2174. scan->direct_scan[p].id = WLAN_EID_SSID;
  2175. scan->direct_scan[p].len =
  2176. il->scan_request->ssids[i].ssid_len;
  2177. memcpy(scan->direct_scan[p].ssid,
  2178. il->scan_request->ssids[i].ssid,
  2179. il->scan_request->ssids[i].ssid_len);
  2180. n_probes++;
  2181. p++;
  2182. }
  2183. is_active = true;
  2184. } else
  2185. D_SCAN("Kicking off passive scan.\n");
  2186. /* We don't build a direct scan probe request; the uCode will do
  2187. * that based on the direct_mask added to each channel entry */
  2188. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2189. scan->tx_cmd.sta_id = il->hw_params.bcast_id;
  2190. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2191. /* flags + rate selection */
  2192. switch (il->scan_band) {
  2193. case NL80211_BAND_2GHZ:
  2194. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2195. scan->tx_cmd.rate = RATE_1M_PLCP;
  2196. band = NL80211_BAND_2GHZ;
  2197. break;
  2198. case NL80211_BAND_5GHZ:
  2199. scan->tx_cmd.rate = RATE_6M_PLCP;
  2200. band = NL80211_BAND_5GHZ;
  2201. break;
  2202. default:
  2203. IL_WARN("Invalid scan band\n");
  2204. return -EIO;
  2205. }
  2206. /*
  2207. * If active scaning is requested but a certain channel is marked
  2208. * passive, we can do active scanning if we detect transmissions. For
  2209. * passive only scanning disable switching to active on any channel.
  2210. */
  2211. scan->good_CRC_th =
  2212. is_active ? IL_GOOD_CRC_TH_DEFAULT : IL_GOOD_CRC_TH_NEVER;
  2213. len =
  2214. il_fill_probe_req(il, (struct ieee80211_mgmt *)scan->data,
  2215. vif->addr, il->scan_request->ie,
  2216. il->scan_request->ie_len,
  2217. IL_MAX_SCAN_SIZE - sizeof(*scan));
  2218. scan->tx_cmd.len = cpu_to_le16(len);
  2219. /* select Rx antennas */
  2220. scan->flags |= il3945_get_antenna_flags(il);
  2221. scan->channel_count =
  2222. il3945_get_channels_for_scan(il, band, is_active, n_probes,
  2223. (void *)&scan->data[len], vif);
  2224. if (scan->channel_count == 0) {
  2225. D_SCAN("channel count %d\n", scan->channel_count);
  2226. return -EIO;
  2227. }
  2228. cmd.len +=
  2229. le16_to_cpu(scan->tx_cmd.len) +
  2230. scan->channel_count * sizeof(struct il3945_scan_channel);
  2231. cmd.data = scan;
  2232. scan->len = cpu_to_le16(cmd.len);
  2233. set_bit(S_SCAN_HW, &il->status);
  2234. ret = il_send_cmd_sync(il, &cmd);
  2235. if (ret)
  2236. clear_bit(S_SCAN_HW, &il->status);
  2237. return ret;
  2238. }
  2239. void
  2240. il3945_post_scan(struct il_priv *il)
  2241. {
  2242. /*
  2243. * Since setting the RXON may have been deferred while
  2244. * performing the scan, fire one off if needed
  2245. */
  2246. if (memcmp(&il->staging, &il->active, sizeof(il->staging)))
  2247. il3945_commit_rxon(il);
  2248. }
  2249. static void
  2250. il3945_bg_restart(struct work_struct *data)
  2251. {
  2252. struct il_priv *il = container_of(data, struct il_priv, restart);
  2253. if (test_bit(S_EXIT_PENDING, &il->status))
  2254. return;
  2255. if (test_and_clear_bit(S_FW_ERROR, &il->status)) {
  2256. mutex_lock(&il->mutex);
  2257. il->is_open = 0;
  2258. mutex_unlock(&il->mutex);
  2259. il3945_down(il);
  2260. ieee80211_restart_hw(il->hw);
  2261. } else {
  2262. il3945_down(il);
  2263. mutex_lock(&il->mutex);
  2264. if (test_bit(S_EXIT_PENDING, &il->status)) {
  2265. mutex_unlock(&il->mutex);
  2266. return;
  2267. }
  2268. __il3945_up(il);
  2269. mutex_unlock(&il->mutex);
  2270. }
  2271. }
  2272. static void
  2273. il3945_bg_rx_replenish(struct work_struct *data)
  2274. {
  2275. struct il_priv *il = container_of(data, struct il_priv, rx_replenish);
  2276. mutex_lock(&il->mutex);
  2277. if (test_bit(S_EXIT_PENDING, &il->status))
  2278. goto out;
  2279. il3945_rx_replenish(il);
  2280. out:
  2281. mutex_unlock(&il->mutex);
  2282. }
  2283. void
  2284. il3945_post_associate(struct il_priv *il)
  2285. {
  2286. int rc = 0;
  2287. if (!il->vif || !il->is_open)
  2288. return;
  2289. D_ASSOC("Associated as %d to: %pM\n", il->vif->bss_conf.aid,
  2290. il->active.bssid_addr);
  2291. if (test_bit(S_EXIT_PENDING, &il->status))
  2292. return;
  2293. il_scan_cancel_timeout(il, 200);
  2294. il->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2295. il3945_commit_rxon(il);
  2296. rc = il_send_rxon_timing(il);
  2297. if (rc)
  2298. IL_WARN("C_RXON_TIMING failed - " "Attempting to continue.\n");
  2299. il->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2300. il->staging.assoc_id = cpu_to_le16(il->vif->bss_conf.aid);
  2301. D_ASSOC("assoc id %d beacon interval %d\n", il->vif->bss_conf.aid,
  2302. il->vif->bss_conf.beacon_int);
  2303. if (il->vif->bss_conf.use_short_preamble)
  2304. il->staging.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2305. else
  2306. il->staging.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2307. if (il->staging.flags & RXON_FLG_BAND_24G_MSK) {
  2308. if (il->vif->bss_conf.use_short_slot)
  2309. il->staging.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2310. else
  2311. il->staging.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2312. }
  2313. il3945_commit_rxon(il);
  2314. switch (il->vif->type) {
  2315. case NL80211_IFTYPE_STATION:
  2316. il3945_rate_scale_init(il->hw, IL_AP_ID);
  2317. break;
  2318. case NL80211_IFTYPE_ADHOC:
  2319. il3945_send_beacon_cmd(il);
  2320. break;
  2321. default:
  2322. IL_ERR("%s Should not be called in %d mode\n", __func__,
  2323. il->vif->type);
  2324. break;
  2325. }
  2326. }
  2327. /*****************************************************************************
  2328. *
  2329. * mac80211 entry point functions
  2330. *
  2331. *****************************************************************************/
  2332. #define UCODE_READY_TIMEOUT (2 * HZ)
  2333. static int
  2334. il3945_mac_start(struct ieee80211_hw *hw)
  2335. {
  2336. struct il_priv *il = hw->priv;
  2337. int ret;
  2338. /* we should be verifying the device is ready to be opened */
  2339. mutex_lock(&il->mutex);
  2340. D_MAC80211("enter\n");
  2341. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2342. * ucode filename and max sizes are card-specific. */
  2343. if (!il->ucode_code.len) {
  2344. ret = il3945_read_ucode(il);
  2345. if (ret) {
  2346. IL_ERR("Could not read microcode: %d\n", ret);
  2347. mutex_unlock(&il->mutex);
  2348. goto out_release_irq;
  2349. }
  2350. }
  2351. ret = __il3945_up(il);
  2352. mutex_unlock(&il->mutex);
  2353. if (ret)
  2354. goto out_release_irq;
  2355. D_INFO("Start UP work.\n");
  2356. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2357. * mac80211 will not be run successfully. */
  2358. ret = wait_event_timeout(il->wait_command_queue,
  2359. test_bit(S_READY, &il->status),
  2360. UCODE_READY_TIMEOUT);
  2361. if (!ret) {
  2362. if (!test_bit(S_READY, &il->status)) {
  2363. IL_ERR("Wait for START_ALIVE timeout after %dms.\n",
  2364. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2365. ret = -ETIMEDOUT;
  2366. goto out_release_irq;
  2367. }
  2368. }
  2369. /* ucode is running and will send rfkill notifications,
  2370. * no need to poll the killswitch state anymore */
  2371. cancel_delayed_work(&il->_3945.rfkill_poll);
  2372. il->is_open = 1;
  2373. D_MAC80211("leave\n");
  2374. return 0;
  2375. out_release_irq:
  2376. il->is_open = 0;
  2377. D_MAC80211("leave - failed\n");
  2378. return ret;
  2379. }
  2380. static void
  2381. il3945_mac_stop(struct ieee80211_hw *hw)
  2382. {
  2383. struct il_priv *il = hw->priv;
  2384. D_MAC80211("enter\n");
  2385. if (!il->is_open) {
  2386. D_MAC80211("leave - skip\n");
  2387. return;
  2388. }
  2389. il->is_open = 0;
  2390. il3945_down(il);
  2391. flush_workqueue(il->workqueue);
  2392. /* start polling the killswitch state again */
  2393. queue_delayed_work(il->workqueue, &il->_3945.rfkill_poll,
  2394. round_jiffies_relative(2 * HZ));
  2395. D_MAC80211("leave\n");
  2396. }
  2397. static void
  2398. il3945_mac_tx(struct ieee80211_hw *hw,
  2399. struct ieee80211_tx_control *control,
  2400. struct sk_buff *skb)
  2401. {
  2402. struct il_priv *il = hw->priv;
  2403. D_MAC80211("enter\n");
  2404. D_TX("dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2405. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2406. if (il3945_tx_skb(il, control->sta, skb))
  2407. dev_kfree_skb_any(skb);
  2408. D_MAC80211("leave\n");
  2409. }
  2410. void
  2411. il3945_config_ap(struct il_priv *il)
  2412. {
  2413. struct ieee80211_vif *vif = il->vif;
  2414. int rc = 0;
  2415. if (test_bit(S_EXIT_PENDING, &il->status))
  2416. return;
  2417. /* The following should be done only at AP bring up */
  2418. if (!(il_is_associated(il))) {
  2419. /* RXON - unassoc (to set timing command) */
  2420. il->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2421. il3945_commit_rxon(il);
  2422. /* RXON Timing */
  2423. rc = il_send_rxon_timing(il);
  2424. if (rc)
  2425. IL_WARN("C_RXON_TIMING failed - "
  2426. "Attempting to continue.\n");
  2427. il->staging.assoc_id = 0;
  2428. if (vif->bss_conf.use_short_preamble)
  2429. il->staging.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2430. else
  2431. il->staging.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2432. if (il->staging.flags & RXON_FLG_BAND_24G_MSK) {
  2433. if (vif->bss_conf.use_short_slot)
  2434. il->staging.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2435. else
  2436. il->staging.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2437. }
  2438. /* restore RXON assoc */
  2439. il->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2440. il3945_commit_rxon(il);
  2441. }
  2442. il3945_send_beacon_cmd(il);
  2443. }
  2444. static int
  2445. il3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2446. struct ieee80211_vif *vif, struct ieee80211_sta *sta,
  2447. struct ieee80211_key_conf *key)
  2448. {
  2449. struct il_priv *il = hw->priv;
  2450. int ret = 0;
  2451. u8 sta_id = IL_INVALID_STATION;
  2452. u8 static_key;
  2453. D_MAC80211("enter\n");
  2454. if (il3945_mod_params.sw_crypto) {
  2455. D_MAC80211("leave - hwcrypto disabled\n");
  2456. return -EOPNOTSUPP;
  2457. }
  2458. /*
  2459. * To support IBSS RSN, don't program group keys in IBSS, the
  2460. * hardware will then not attempt to decrypt the frames.
  2461. */
  2462. if (vif->type == NL80211_IFTYPE_ADHOC &&
  2463. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE)) {
  2464. D_MAC80211("leave - IBSS RSN\n");
  2465. return -EOPNOTSUPP;
  2466. }
  2467. static_key = !il_is_associated(il);
  2468. if (!static_key) {
  2469. sta_id = il_sta_id_or_broadcast(il, sta);
  2470. if (sta_id == IL_INVALID_STATION) {
  2471. D_MAC80211("leave - station not found\n");
  2472. return -EINVAL;
  2473. }
  2474. }
  2475. mutex_lock(&il->mutex);
  2476. il_scan_cancel_timeout(il, 100);
  2477. switch (cmd) {
  2478. case SET_KEY:
  2479. if (static_key)
  2480. ret = il3945_set_static_key(il, key);
  2481. else
  2482. ret = il3945_set_dynamic_key(il, key, sta_id);
  2483. D_MAC80211("enable hwcrypto key\n");
  2484. break;
  2485. case DISABLE_KEY:
  2486. if (static_key)
  2487. ret = il3945_remove_static_key(il);
  2488. else
  2489. ret = il3945_clear_sta_key_info(il, sta_id);
  2490. D_MAC80211("disable hwcrypto key\n");
  2491. break;
  2492. default:
  2493. ret = -EINVAL;
  2494. }
  2495. D_MAC80211("leave ret %d\n", ret);
  2496. mutex_unlock(&il->mutex);
  2497. return ret;
  2498. }
  2499. static int
  2500. il3945_mac_sta_add(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
  2501. struct ieee80211_sta *sta)
  2502. {
  2503. struct il_priv *il = hw->priv;
  2504. struct il3945_sta_priv *sta_priv = (void *)sta->drv_priv;
  2505. int ret;
  2506. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2507. u8 sta_id;
  2508. mutex_lock(&il->mutex);
  2509. D_INFO("station %pM\n", sta->addr);
  2510. sta_priv->common.sta_id = IL_INVALID_STATION;
  2511. ret = il_add_station_common(il, sta->addr, is_ap, sta, &sta_id);
  2512. if (ret) {
  2513. IL_ERR("Unable to add station %pM (%d)\n", sta->addr, ret);
  2514. /* Should we return success if return code is EEXIST ? */
  2515. mutex_unlock(&il->mutex);
  2516. return ret;
  2517. }
  2518. sta_priv->common.sta_id = sta_id;
  2519. /* Initialize rate scaling */
  2520. D_INFO("Initializing rate scaling for station %pM\n", sta->addr);
  2521. il3945_rs_rate_init(il, sta, sta_id);
  2522. mutex_unlock(&il->mutex);
  2523. return 0;
  2524. }
  2525. static void
  2526. il3945_configure_filter(struct ieee80211_hw *hw, unsigned int changed_flags,
  2527. unsigned int *total_flags, u64 multicast)
  2528. {
  2529. struct il_priv *il = hw->priv;
  2530. __le32 filter_or = 0, filter_nand = 0;
  2531. #define CHK(test, flag) do { \
  2532. if (*total_flags & (test)) \
  2533. filter_or |= (flag); \
  2534. else \
  2535. filter_nand |= (flag); \
  2536. } while (0)
  2537. D_MAC80211("Enter: changed: 0x%x, total: 0x%x\n", changed_flags,
  2538. *total_flags);
  2539. CHK(FIF_OTHER_BSS, RXON_FILTER_PROMISC_MSK);
  2540. CHK(FIF_CONTROL, RXON_FILTER_CTL2HOST_MSK);
  2541. CHK(FIF_BCN_PRBRESP_PROMISC, RXON_FILTER_BCON_AWARE_MSK);
  2542. #undef CHK
  2543. mutex_lock(&il->mutex);
  2544. il->staging.filter_flags &= ~filter_nand;
  2545. il->staging.filter_flags |= filter_or;
  2546. /*
  2547. * Not committing directly because hardware can perform a scan,
  2548. * but even if hw is ready, committing here breaks for some reason,
  2549. * we'll eventually commit the filter flags change anyway.
  2550. */
  2551. mutex_unlock(&il->mutex);
  2552. /*
  2553. * Receiving all multicast frames is always enabled by the
  2554. * default flags setup in il_connection_init_rx_config()
  2555. * since we currently do not support programming multicast
  2556. * filters into the device.
  2557. */
  2558. *total_flags &=
  2559. FIF_OTHER_BSS | FIF_ALLMULTI |
  2560. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  2561. }
  2562. /*****************************************************************************
  2563. *
  2564. * sysfs attributes
  2565. *
  2566. *****************************************************************************/
  2567. #ifdef CONFIG_IWLEGACY_DEBUG
  2568. /*
  2569. * The following adds a new attribute to the sysfs representation
  2570. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2571. * used for controlling the debug level.
  2572. *
  2573. * See the level definitions in iwl for details.
  2574. *
  2575. * The debug_level being managed using sysfs below is a per device debug
  2576. * level that is used instead of the global debug level if it (the per
  2577. * device debug level) is set.
  2578. */
  2579. static ssize_t
  2580. il3945_show_debug_level(struct device *d, struct device_attribute *attr,
  2581. char *buf)
  2582. {
  2583. struct il_priv *il = dev_get_drvdata(d);
  2584. return sprintf(buf, "0x%08X\n", il_get_debug_level(il));
  2585. }
  2586. static ssize_t
  2587. il3945_store_debug_level(struct device *d, struct device_attribute *attr,
  2588. const char *buf, size_t count)
  2589. {
  2590. struct il_priv *il = dev_get_drvdata(d);
  2591. unsigned long val;
  2592. int ret;
  2593. ret = kstrtoul(buf, 0, &val);
  2594. if (ret)
  2595. IL_INFO("%s is not in hex or decimal form.\n", buf);
  2596. else
  2597. il->debug_level = val;
  2598. return strnlen(buf, count);
  2599. }
  2600. static DEVICE_ATTR(debug_level, 0644, il3945_show_debug_level,
  2601. il3945_store_debug_level);
  2602. #endif /* CONFIG_IWLEGACY_DEBUG */
  2603. static ssize_t
  2604. il3945_show_temperature(struct device *d, struct device_attribute *attr,
  2605. char *buf)
  2606. {
  2607. struct il_priv *il = dev_get_drvdata(d);
  2608. if (!il_is_alive(il))
  2609. return -EAGAIN;
  2610. return sprintf(buf, "%d\n", il3945_hw_get_temperature(il));
  2611. }
  2612. static DEVICE_ATTR(temperature, 0444, il3945_show_temperature, NULL);
  2613. static ssize_t
  2614. il3945_show_tx_power(struct device *d, struct device_attribute *attr, char *buf)
  2615. {
  2616. struct il_priv *il = dev_get_drvdata(d);
  2617. return sprintf(buf, "%d\n", il->tx_power_user_lmt);
  2618. }
  2619. static ssize_t
  2620. il3945_store_tx_power(struct device *d, struct device_attribute *attr,
  2621. const char *buf, size_t count)
  2622. {
  2623. struct il_priv *il = dev_get_drvdata(d);
  2624. char *p = (char *)buf;
  2625. u32 val;
  2626. val = simple_strtoul(p, &p, 10);
  2627. if (p == buf)
  2628. IL_INFO(": %s is not in decimal form.\n", buf);
  2629. else
  2630. il3945_hw_reg_set_txpower(il, val);
  2631. return count;
  2632. }
  2633. static DEVICE_ATTR(tx_power, 0644, il3945_show_tx_power, il3945_store_tx_power);
  2634. static ssize_t
  2635. il3945_show_flags(struct device *d, struct device_attribute *attr, char *buf)
  2636. {
  2637. struct il_priv *il = dev_get_drvdata(d);
  2638. return sprintf(buf, "0x%04X\n", il->active.flags);
  2639. }
  2640. static ssize_t
  2641. il3945_store_flags(struct device *d, struct device_attribute *attr,
  2642. const char *buf, size_t count)
  2643. {
  2644. struct il_priv *il = dev_get_drvdata(d);
  2645. u32 flags = simple_strtoul(buf, NULL, 0);
  2646. mutex_lock(&il->mutex);
  2647. if (le32_to_cpu(il->staging.flags) != flags) {
  2648. /* Cancel any currently running scans... */
  2649. if (il_scan_cancel_timeout(il, 100))
  2650. IL_WARN("Could not cancel scan.\n");
  2651. else {
  2652. D_INFO("Committing rxon.flags = 0x%04X\n", flags);
  2653. il->staging.flags = cpu_to_le32(flags);
  2654. il3945_commit_rxon(il);
  2655. }
  2656. }
  2657. mutex_unlock(&il->mutex);
  2658. return count;
  2659. }
  2660. static DEVICE_ATTR(flags, 0644, il3945_show_flags, il3945_store_flags);
  2661. static ssize_t
  2662. il3945_show_filter_flags(struct device *d, struct device_attribute *attr,
  2663. char *buf)
  2664. {
  2665. struct il_priv *il = dev_get_drvdata(d);
  2666. return sprintf(buf, "0x%04X\n", le32_to_cpu(il->active.filter_flags));
  2667. }
  2668. static ssize_t
  2669. il3945_store_filter_flags(struct device *d, struct device_attribute *attr,
  2670. const char *buf, size_t count)
  2671. {
  2672. struct il_priv *il = dev_get_drvdata(d);
  2673. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  2674. mutex_lock(&il->mutex);
  2675. if (le32_to_cpu(il->staging.filter_flags) != filter_flags) {
  2676. /* Cancel any currently running scans... */
  2677. if (il_scan_cancel_timeout(il, 100))
  2678. IL_WARN("Could not cancel scan.\n");
  2679. else {
  2680. D_INFO("Committing rxon.filter_flags = " "0x%04X\n",
  2681. filter_flags);
  2682. il->staging.filter_flags = cpu_to_le32(filter_flags);
  2683. il3945_commit_rxon(il);
  2684. }
  2685. }
  2686. mutex_unlock(&il->mutex);
  2687. return count;
  2688. }
  2689. static DEVICE_ATTR(filter_flags, 0644, il3945_show_filter_flags,
  2690. il3945_store_filter_flags);
  2691. static ssize_t
  2692. il3945_show_measurement(struct device *d, struct device_attribute *attr,
  2693. char *buf)
  2694. {
  2695. struct il_priv *il = dev_get_drvdata(d);
  2696. struct il_spectrum_notification measure_report;
  2697. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  2698. u8 *data = (u8 *) &measure_report;
  2699. unsigned long flags;
  2700. spin_lock_irqsave(&il->lock, flags);
  2701. if (!(il->measurement_status & MEASUREMENT_READY)) {
  2702. spin_unlock_irqrestore(&il->lock, flags);
  2703. return 0;
  2704. }
  2705. memcpy(&measure_report, &il->measure_report, size);
  2706. il->measurement_status = 0;
  2707. spin_unlock_irqrestore(&il->lock, flags);
  2708. while (size && PAGE_SIZE - len) {
  2709. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2710. PAGE_SIZE - len, true);
  2711. len = strlen(buf);
  2712. if (PAGE_SIZE - len)
  2713. buf[len++] = '\n';
  2714. ofs += 16;
  2715. size -= min(size, 16U);
  2716. }
  2717. return len;
  2718. }
  2719. static ssize_t
  2720. il3945_store_measurement(struct device *d, struct device_attribute *attr,
  2721. const char *buf, size_t count)
  2722. {
  2723. struct il_priv *il = dev_get_drvdata(d);
  2724. struct ieee80211_measurement_params params = {
  2725. .channel = le16_to_cpu(il->active.channel),
  2726. .start_time = cpu_to_le64(il->_3945.last_tsf),
  2727. .duration = cpu_to_le16(1),
  2728. };
  2729. u8 type = IL_MEASURE_BASIC;
  2730. u8 buffer[32];
  2731. u8 channel;
  2732. if (count) {
  2733. char *p = buffer;
  2734. strlcpy(buffer, buf, sizeof(buffer));
  2735. channel = simple_strtoul(p, NULL, 0);
  2736. if (channel)
  2737. params.channel = channel;
  2738. p = buffer;
  2739. while (*p && *p != ' ')
  2740. p++;
  2741. if (*p)
  2742. type = simple_strtoul(p + 1, NULL, 0);
  2743. }
  2744. D_INFO("Invoking measurement of type %d on " "channel %d (for '%s')\n",
  2745. type, params.channel, buf);
  2746. il3945_get_measurement(il, &params, type);
  2747. return count;
  2748. }
  2749. static DEVICE_ATTR(measurement, 0600, il3945_show_measurement,
  2750. il3945_store_measurement);
  2751. static ssize_t
  2752. il3945_store_retry_rate(struct device *d, struct device_attribute *attr,
  2753. const char *buf, size_t count)
  2754. {
  2755. struct il_priv *il = dev_get_drvdata(d);
  2756. il->retry_rate = simple_strtoul(buf, NULL, 0);
  2757. if (il->retry_rate <= 0)
  2758. il->retry_rate = 1;
  2759. return count;
  2760. }
  2761. static ssize_t
  2762. il3945_show_retry_rate(struct device *d, struct device_attribute *attr,
  2763. char *buf)
  2764. {
  2765. struct il_priv *il = dev_get_drvdata(d);
  2766. return sprintf(buf, "%d", il->retry_rate);
  2767. }
  2768. static DEVICE_ATTR(retry_rate, 0600, il3945_show_retry_rate,
  2769. il3945_store_retry_rate);
  2770. static ssize_t
  2771. il3945_show_channels(struct device *d, struct device_attribute *attr, char *buf)
  2772. {
  2773. /* all this shit doesn't belong into sysfs anyway */
  2774. return 0;
  2775. }
  2776. static DEVICE_ATTR(channels, 0400, il3945_show_channels, NULL);
  2777. static ssize_t
  2778. il3945_show_antenna(struct device *d, struct device_attribute *attr, char *buf)
  2779. {
  2780. struct il_priv *il = dev_get_drvdata(d);
  2781. if (!il_is_alive(il))
  2782. return -EAGAIN;
  2783. return sprintf(buf, "%d\n", il3945_mod_params.antenna);
  2784. }
  2785. static ssize_t
  2786. il3945_store_antenna(struct device *d, struct device_attribute *attr,
  2787. const char *buf, size_t count)
  2788. {
  2789. struct il_priv *il __maybe_unused = dev_get_drvdata(d);
  2790. int ant;
  2791. if (count == 0)
  2792. return 0;
  2793. if (sscanf(buf, "%1i", &ant) != 1) {
  2794. D_INFO("not in hex or decimal form.\n");
  2795. return count;
  2796. }
  2797. if (ant >= 0 && ant <= 2) {
  2798. D_INFO("Setting antenna select to %d.\n", ant);
  2799. il3945_mod_params.antenna = (enum il3945_antenna)ant;
  2800. } else
  2801. D_INFO("Bad antenna select value %d.\n", ant);
  2802. return count;
  2803. }
  2804. static DEVICE_ATTR(antenna, 0644, il3945_show_antenna, il3945_store_antenna);
  2805. static ssize_t
  2806. il3945_show_status(struct device *d, struct device_attribute *attr, char *buf)
  2807. {
  2808. struct il_priv *il = dev_get_drvdata(d);
  2809. if (!il_is_alive(il))
  2810. return -EAGAIN;
  2811. return sprintf(buf, "0x%08x\n", (int)il->status);
  2812. }
  2813. static DEVICE_ATTR(status, 0444, il3945_show_status, NULL);
  2814. static ssize_t
  2815. il3945_dump_error_log(struct device *d, struct device_attribute *attr,
  2816. const char *buf, size_t count)
  2817. {
  2818. struct il_priv *il = dev_get_drvdata(d);
  2819. char *p = (char *)buf;
  2820. if (p[0] == '1')
  2821. il3945_dump_nic_error_log(il);
  2822. return strnlen(buf, count);
  2823. }
  2824. static DEVICE_ATTR(dump_errors, 0200, NULL, il3945_dump_error_log);
  2825. /*****************************************************************************
  2826. *
  2827. * driver setup and tear down
  2828. *
  2829. *****************************************************************************/
  2830. static void
  2831. il3945_setup_deferred_work(struct il_priv *il)
  2832. {
  2833. il->workqueue = create_singlethread_workqueue(DRV_NAME);
  2834. init_waitqueue_head(&il->wait_command_queue);
  2835. INIT_WORK(&il->restart, il3945_bg_restart);
  2836. INIT_WORK(&il->rx_replenish, il3945_bg_rx_replenish);
  2837. INIT_DELAYED_WORK(&il->init_alive_start, il3945_bg_init_alive_start);
  2838. INIT_DELAYED_WORK(&il->alive_start, il3945_bg_alive_start);
  2839. INIT_DELAYED_WORK(&il->_3945.rfkill_poll, il3945_rfkill_poll);
  2840. il_setup_scan_deferred_work(il);
  2841. il3945_hw_setup_deferred_work(il);
  2842. timer_setup(&il->watchdog, il_bg_watchdog, 0);
  2843. tasklet_init(&il->irq_tasklet,
  2844. il3945_irq_tasklet,
  2845. (unsigned long)il);
  2846. }
  2847. static void
  2848. il3945_cancel_deferred_work(struct il_priv *il)
  2849. {
  2850. il3945_hw_cancel_deferred_work(il);
  2851. cancel_delayed_work_sync(&il->init_alive_start);
  2852. cancel_delayed_work(&il->alive_start);
  2853. il_cancel_scan_deferred_work(il);
  2854. }
  2855. static struct attribute *il3945_sysfs_entries[] = {
  2856. &dev_attr_antenna.attr,
  2857. &dev_attr_channels.attr,
  2858. &dev_attr_dump_errors.attr,
  2859. &dev_attr_flags.attr,
  2860. &dev_attr_filter_flags.attr,
  2861. &dev_attr_measurement.attr,
  2862. &dev_attr_retry_rate.attr,
  2863. &dev_attr_status.attr,
  2864. &dev_attr_temperature.attr,
  2865. &dev_attr_tx_power.attr,
  2866. #ifdef CONFIG_IWLEGACY_DEBUG
  2867. &dev_attr_debug_level.attr,
  2868. #endif
  2869. NULL
  2870. };
  2871. static const struct attribute_group il3945_attribute_group = {
  2872. .name = NULL, /* put in device directory */
  2873. .attrs = il3945_sysfs_entries,
  2874. };
  2875. static struct ieee80211_ops il3945_mac_ops __ro_after_init = {
  2876. .tx = il3945_mac_tx,
  2877. .start = il3945_mac_start,
  2878. .stop = il3945_mac_stop,
  2879. .add_interface = il_mac_add_interface,
  2880. .remove_interface = il_mac_remove_interface,
  2881. .change_interface = il_mac_change_interface,
  2882. .config = il_mac_config,
  2883. .configure_filter = il3945_configure_filter,
  2884. .set_key = il3945_mac_set_key,
  2885. .conf_tx = il_mac_conf_tx,
  2886. .reset_tsf = il_mac_reset_tsf,
  2887. .bss_info_changed = il_mac_bss_info_changed,
  2888. .hw_scan = il_mac_hw_scan,
  2889. .sta_add = il3945_mac_sta_add,
  2890. .sta_remove = il_mac_sta_remove,
  2891. .tx_last_beacon = il_mac_tx_last_beacon,
  2892. .flush = il_mac_flush,
  2893. };
  2894. static int
  2895. il3945_init_drv(struct il_priv *il)
  2896. {
  2897. int ret;
  2898. struct il3945_eeprom *eeprom = (struct il3945_eeprom *)il->eeprom;
  2899. il->retry_rate = 1;
  2900. il->beacon_skb = NULL;
  2901. spin_lock_init(&il->sta_lock);
  2902. spin_lock_init(&il->hcmd_lock);
  2903. INIT_LIST_HEAD(&il->free_frames);
  2904. mutex_init(&il->mutex);
  2905. il->ieee_channels = NULL;
  2906. il->ieee_rates = NULL;
  2907. il->band = NL80211_BAND_2GHZ;
  2908. il->iw_mode = NL80211_IFTYPE_STATION;
  2909. il->missed_beacon_threshold = IL_MISSED_BEACON_THRESHOLD_DEF;
  2910. /* initialize force reset */
  2911. il->force_reset.reset_duration = IL_DELAY_NEXT_FORCE_FW_RELOAD;
  2912. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  2913. IL_WARN("Unsupported EEPROM version: 0x%04X\n",
  2914. eeprom->version);
  2915. ret = -EINVAL;
  2916. goto err;
  2917. }
  2918. ret = il_init_channel_map(il);
  2919. if (ret) {
  2920. IL_ERR("initializing regulatory failed: %d\n", ret);
  2921. goto err;
  2922. }
  2923. /* Set up txpower settings in driver for all channels */
  2924. if (il3945_txpower_set_from_eeprom(il)) {
  2925. ret = -EIO;
  2926. goto err_free_channel_map;
  2927. }
  2928. ret = il_init_geos(il);
  2929. if (ret) {
  2930. IL_ERR("initializing geos failed: %d\n", ret);
  2931. goto err_free_channel_map;
  2932. }
  2933. il3945_init_hw_rates(il, il->ieee_rates);
  2934. return 0;
  2935. err_free_channel_map:
  2936. il_free_channel_map(il);
  2937. err:
  2938. return ret;
  2939. }
  2940. #define IL3945_MAX_PROBE_REQUEST 200
  2941. static int
  2942. il3945_setup_mac(struct il_priv *il)
  2943. {
  2944. int ret;
  2945. struct ieee80211_hw *hw = il->hw;
  2946. hw->rate_control_algorithm = "iwl-3945-rs";
  2947. hw->sta_data_size = sizeof(struct il3945_sta_priv);
  2948. hw->vif_data_size = sizeof(struct il_vif_priv);
  2949. /* Tell mac80211 our characteristics */
  2950. ieee80211_hw_set(hw, SUPPORTS_DYNAMIC_PS);
  2951. ieee80211_hw_set(hw, SUPPORTS_PS);
  2952. ieee80211_hw_set(hw, SIGNAL_DBM);
  2953. ieee80211_hw_set(hw, SPECTRUM_MGMT);
  2954. hw->wiphy->interface_modes =
  2955. BIT(NL80211_IFTYPE_STATION) | BIT(NL80211_IFTYPE_ADHOC);
  2956. hw->wiphy->flags |= WIPHY_FLAG_IBSS_RSN;
  2957. hw->wiphy->regulatory_flags |= REGULATORY_CUSTOM_REG |
  2958. REGULATORY_DISABLE_BEACON_HINTS;
  2959. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2960. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  2961. /* we create the 802.11 header and a zero-length SSID element */
  2962. hw->wiphy->max_scan_ie_len = IL3945_MAX_PROBE_REQUEST - 24 - 2;
  2963. /* Default value; 4 EDCA QOS priorities */
  2964. hw->queues = 4;
  2965. if (il->bands[NL80211_BAND_2GHZ].n_channels)
  2966. il->hw->wiphy->bands[NL80211_BAND_2GHZ] =
  2967. &il->bands[NL80211_BAND_2GHZ];
  2968. if (il->bands[NL80211_BAND_5GHZ].n_channels)
  2969. il->hw->wiphy->bands[NL80211_BAND_5GHZ] =
  2970. &il->bands[NL80211_BAND_5GHZ];
  2971. il_leds_init(il);
  2972. wiphy_ext_feature_set(il->hw->wiphy, NL80211_EXT_FEATURE_CQM_RSSI_LIST);
  2973. ret = ieee80211_register_hw(il->hw);
  2974. if (ret) {
  2975. IL_ERR("Failed to register hw (error %d)\n", ret);
  2976. return ret;
  2977. }
  2978. il->mac80211_registered = 1;
  2979. return 0;
  2980. }
  2981. static int
  2982. il3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2983. {
  2984. int err = 0;
  2985. struct il_priv *il;
  2986. struct ieee80211_hw *hw;
  2987. struct il_cfg *cfg = (struct il_cfg *)(ent->driver_data);
  2988. struct il3945_eeprom *eeprom;
  2989. unsigned long flags;
  2990. /***********************
  2991. * 1. Allocating HW data
  2992. * ********************/
  2993. hw = ieee80211_alloc_hw(sizeof(struct il_priv), &il3945_mac_ops);
  2994. if (!hw) {
  2995. err = -ENOMEM;
  2996. goto out;
  2997. }
  2998. il = hw->priv;
  2999. il->hw = hw;
  3000. SET_IEEE80211_DEV(hw, &pdev->dev);
  3001. il->cmd_queue = IL39_CMD_QUEUE_NUM;
  3002. D_INFO("*** LOAD DRIVER ***\n");
  3003. il->cfg = cfg;
  3004. il->ops = &il3945_ops;
  3005. #ifdef CONFIG_IWLEGACY_DEBUGFS
  3006. il->debugfs_ops = &il3945_debugfs_ops;
  3007. #endif
  3008. il->pci_dev = pdev;
  3009. il->inta_mask = CSR_INI_SET_MASK;
  3010. /***************************
  3011. * 2. Initializing PCI bus
  3012. * *************************/
  3013. pci_disable_link_state(pdev,
  3014. PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
  3015. PCIE_LINK_STATE_CLKPM);
  3016. if (pci_enable_device(pdev)) {
  3017. err = -ENODEV;
  3018. goto out_ieee80211_free_hw;
  3019. }
  3020. pci_set_master(pdev);
  3021. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3022. if (!err)
  3023. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3024. if (err) {
  3025. IL_WARN("No suitable DMA available.\n");
  3026. goto out_pci_disable_device;
  3027. }
  3028. pci_set_drvdata(pdev, il);
  3029. err = pci_request_regions(pdev, DRV_NAME);
  3030. if (err)
  3031. goto out_pci_disable_device;
  3032. /***********************
  3033. * 3. Read REV Register
  3034. * ********************/
  3035. il->hw_base = pci_ioremap_bar(pdev, 0);
  3036. if (!il->hw_base) {
  3037. err = -ENODEV;
  3038. goto out_pci_release_regions;
  3039. }
  3040. D_INFO("pci_resource_len = 0x%08llx\n",
  3041. (unsigned long long)pci_resource_len(pdev, 0));
  3042. D_INFO("pci_resource_base = %p\n", il->hw_base);
  3043. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3044. * PCI Tx retries from interfering with C3 CPU state */
  3045. pci_write_config_byte(pdev, 0x41, 0x00);
  3046. /* these spin locks will be used in apm_init and EEPROM access
  3047. * we should init now
  3048. */
  3049. spin_lock_init(&il->reg_lock);
  3050. spin_lock_init(&il->lock);
  3051. /*
  3052. * stop and reset the on-board processor just in case it is in a
  3053. * strange state ... like being left stranded by a primary kernel
  3054. * and this is now the kdump kernel trying to start up
  3055. */
  3056. _il_wr(il, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  3057. /***********************
  3058. * 4. Read EEPROM
  3059. * ********************/
  3060. /* Read the EEPROM */
  3061. err = il_eeprom_init(il);
  3062. if (err) {
  3063. IL_ERR("Unable to init EEPROM\n");
  3064. goto out_iounmap;
  3065. }
  3066. /* MAC Address location in EEPROM same for 3945/4965 */
  3067. eeprom = (struct il3945_eeprom *)il->eeprom;
  3068. D_INFO("MAC address: %pM\n", eeprom->mac_address);
  3069. SET_IEEE80211_PERM_ADDR(il->hw, eeprom->mac_address);
  3070. /***********************
  3071. * 5. Setup HW Constants
  3072. * ********************/
  3073. /* Device-specific setup */
  3074. err = il3945_hw_set_hw_params(il);
  3075. if (err) {
  3076. IL_ERR("failed to set hw settings\n");
  3077. goto out_eeprom_free;
  3078. }
  3079. /***********************
  3080. * 6. Setup il
  3081. * ********************/
  3082. err = il3945_init_drv(il);
  3083. if (err) {
  3084. IL_ERR("initializing driver failed\n");
  3085. goto out_unset_hw_params;
  3086. }
  3087. IL_INFO("Detected Intel Wireless WiFi Link %s\n", il->cfg->name);
  3088. /***********************
  3089. * 7. Setup Services
  3090. * ********************/
  3091. spin_lock_irqsave(&il->lock, flags);
  3092. il_disable_interrupts(il);
  3093. spin_unlock_irqrestore(&il->lock, flags);
  3094. pci_enable_msi(il->pci_dev);
  3095. err = request_irq(il->pci_dev->irq, il_isr, IRQF_SHARED, DRV_NAME, il);
  3096. if (err) {
  3097. IL_ERR("Error allocating IRQ %d\n", il->pci_dev->irq);
  3098. goto out_disable_msi;
  3099. }
  3100. err = sysfs_create_group(&pdev->dev.kobj, &il3945_attribute_group);
  3101. if (err) {
  3102. IL_ERR("failed to create sysfs device attributes\n");
  3103. goto out_release_irq;
  3104. }
  3105. il_set_rxon_channel(il, &il->bands[NL80211_BAND_2GHZ].channels[5]);
  3106. il3945_setup_deferred_work(il);
  3107. il3945_setup_handlers(il);
  3108. il_power_initialize(il);
  3109. /*********************************
  3110. * 8. Setup and Register mac80211
  3111. * *******************************/
  3112. il_enable_interrupts(il);
  3113. err = il3945_setup_mac(il);
  3114. if (err)
  3115. goto out_remove_sysfs;
  3116. err = il_dbgfs_register(il, DRV_NAME);
  3117. if (err)
  3118. IL_ERR("failed to create debugfs files. Ignoring error: %d\n",
  3119. err);
  3120. /* Start monitoring the killswitch */
  3121. queue_delayed_work(il->workqueue, &il->_3945.rfkill_poll, 2 * HZ);
  3122. return 0;
  3123. out_remove_sysfs:
  3124. destroy_workqueue(il->workqueue);
  3125. il->workqueue = NULL;
  3126. sysfs_remove_group(&pdev->dev.kobj, &il3945_attribute_group);
  3127. out_release_irq:
  3128. free_irq(il->pci_dev->irq, il);
  3129. out_disable_msi:
  3130. pci_disable_msi(il->pci_dev);
  3131. il_free_geos(il);
  3132. il_free_channel_map(il);
  3133. out_unset_hw_params:
  3134. il3945_unset_hw_params(il);
  3135. out_eeprom_free:
  3136. il_eeprom_free(il);
  3137. out_iounmap:
  3138. iounmap(il->hw_base);
  3139. out_pci_release_regions:
  3140. pci_release_regions(pdev);
  3141. out_pci_disable_device:
  3142. pci_disable_device(pdev);
  3143. out_ieee80211_free_hw:
  3144. ieee80211_free_hw(il->hw);
  3145. out:
  3146. return err;
  3147. }
  3148. static void
  3149. il3945_pci_remove(struct pci_dev *pdev)
  3150. {
  3151. struct il_priv *il = pci_get_drvdata(pdev);
  3152. unsigned long flags;
  3153. if (!il)
  3154. return;
  3155. D_INFO("*** UNLOAD DRIVER ***\n");
  3156. il_dbgfs_unregister(il);
  3157. set_bit(S_EXIT_PENDING, &il->status);
  3158. il_leds_exit(il);
  3159. if (il->mac80211_registered) {
  3160. ieee80211_unregister_hw(il->hw);
  3161. il->mac80211_registered = 0;
  3162. } else {
  3163. il3945_down(il);
  3164. }
  3165. /*
  3166. * Make sure device is reset to low power before unloading driver.
  3167. * This may be redundant with il_down(), but there are paths to
  3168. * run il_down() without calling apm_ops.stop(), and there are
  3169. * paths to avoid running il_down() at all before leaving driver.
  3170. * This (inexpensive) call *makes sure* device is reset.
  3171. */
  3172. il_apm_stop(il);
  3173. /* make sure we flush any pending irq or
  3174. * tasklet for the driver
  3175. */
  3176. spin_lock_irqsave(&il->lock, flags);
  3177. il_disable_interrupts(il);
  3178. spin_unlock_irqrestore(&il->lock, flags);
  3179. il3945_synchronize_irq(il);
  3180. sysfs_remove_group(&pdev->dev.kobj, &il3945_attribute_group);
  3181. cancel_delayed_work_sync(&il->_3945.rfkill_poll);
  3182. il3945_dealloc_ucode_pci(il);
  3183. if (il->rxq.bd)
  3184. il3945_rx_queue_free(il, &il->rxq);
  3185. il3945_hw_txq_ctx_free(il);
  3186. il3945_unset_hw_params(il);
  3187. /*netif_stop_queue(dev); */
  3188. flush_workqueue(il->workqueue);
  3189. /* ieee80211_unregister_hw calls il3945_mac_stop, which flushes
  3190. * il->workqueue... so we can't take down the workqueue
  3191. * until now... */
  3192. destroy_workqueue(il->workqueue);
  3193. il->workqueue = NULL;
  3194. free_irq(pdev->irq, il);
  3195. pci_disable_msi(pdev);
  3196. iounmap(il->hw_base);
  3197. pci_release_regions(pdev);
  3198. pci_disable_device(pdev);
  3199. il_free_channel_map(il);
  3200. il_free_geos(il);
  3201. kfree(il->scan_cmd);
  3202. if (il->beacon_skb)
  3203. dev_kfree_skb(il->beacon_skb);
  3204. ieee80211_free_hw(il->hw);
  3205. }
  3206. /*****************************************************************************
  3207. *
  3208. * driver and module entry point
  3209. *
  3210. *****************************************************************************/
  3211. static struct pci_driver il3945_driver = {
  3212. .name = DRV_NAME,
  3213. .id_table = il3945_hw_card_ids,
  3214. .probe = il3945_pci_probe,
  3215. .remove = il3945_pci_remove,
  3216. .driver.pm = IL_LEGACY_PM_OPS,
  3217. };
  3218. static int __init
  3219. il3945_init(void)
  3220. {
  3221. int ret;
  3222. pr_info(DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3223. pr_info(DRV_COPYRIGHT "\n");
  3224. /*
  3225. * Disabling hardware scan means that mac80211 will perform scans
  3226. * "the hard way", rather than using device's scan.
  3227. */
  3228. if (il3945_mod_params.disable_hw_scan) {
  3229. pr_info("hw_scan is disabled\n");
  3230. il3945_mac_ops.hw_scan = NULL;
  3231. }
  3232. ret = il3945_rate_control_register();
  3233. if (ret) {
  3234. pr_err("Unable to register rate control algorithm: %d\n", ret);
  3235. return ret;
  3236. }
  3237. ret = pci_register_driver(&il3945_driver);
  3238. if (ret) {
  3239. pr_err("Unable to initialize PCI module\n");
  3240. goto error_register;
  3241. }
  3242. return ret;
  3243. error_register:
  3244. il3945_rate_control_unregister();
  3245. return ret;
  3246. }
  3247. static void __exit
  3248. il3945_exit(void)
  3249. {
  3250. pci_unregister_driver(&il3945_driver);
  3251. il3945_rate_control_unregister();
  3252. }
  3253. MODULE_FIRMWARE(IL3945_MODULE_FIRMWARE(IL3945_UCODE_API_MAX));
  3254. module_param_named(antenna, il3945_mod_params.antenna, int, 0444);
  3255. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3256. module_param_named(swcrypto, il3945_mod_params.sw_crypto, int, 0444);
  3257. MODULE_PARM_DESC(swcrypto, "using software crypto (default 1 [software])");
  3258. module_param_named(disable_hw_scan, il3945_mod_params.disable_hw_scan, int,
  3259. 0444);
  3260. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 1)");
  3261. #ifdef CONFIG_IWLEGACY_DEBUG
  3262. module_param_named(debug, il_debug_level, uint, 0644);
  3263. MODULE_PARM_DESC(debug, "debug output mask");
  3264. #endif
  3265. module_param_named(fw_restart, il3945_mod_params.restart_fw, int, 0444);
  3266. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3267. module_exit(il3945_exit);
  3268. module_init(il3945_init);