ls1088a_serdes.c 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2017 NXP
  4. */
  5. #include <common.h>
  6. #include <asm/arch/fsl_serdes.h>
  7. struct serdes_config {
  8. u8 ip_protocol;
  9. u8 lanes[SRDS_MAX_LANES];
  10. u8 rcw_lanes[SRDS_MAX_LANES];
  11. };
  12. static struct serdes_config serdes1_cfg_tbl[] = {
  13. /* SerDes 1 */
  14. {0x12, {SGMII3, SGMII7, SGMII1, SGMII2 }, {3, 3, 3, 3 } },
  15. {0x15, {SGMII3, SGMII7, XFI1, XFI2 }, {3, 3, 1, 1 } },
  16. {0x16, {SGMII3, SGMII7, SGMII1, XFI2 }, {3, 3, 3, 1 } },
  17. {0x17, {SGMII3, SGMII7, SGMII1, SGMII2 }, {3, 3, 3, 2 } },
  18. {0x18, {SGMII3, SGMII7, SGMII1, SGMII2 }, {3, 3, 2, 2 } },
  19. {0x19, {SGMII3, QSGMII_B, XFI1, XFI2}, {3, 4, 1, 1 } },
  20. {0x1A, {SGMII3, QSGMII_B, SGMII1, XFI2 }, {3, 4, 3, 1 } },
  21. {0x1B, {SGMII3, QSGMII_B, SGMII1, SGMII2 }, {3, 4, 3, 2 } },
  22. {0x1C, {SGMII3, QSGMII_B, SGMII1, SGMII2 }, {3, 4, 2, 2 } },
  23. {0x1D, {QSGMII_A, QSGMII_B, XFI1, XFI2 }, {4, 4, 1, 1 } },
  24. {0x1E, {QSGMII_A, QSGMII_B, SGMII1, XFI2 }, {4, 4, 3, 1 } },
  25. {0x1F, {QSGMII_A, QSGMII_B, SGMII1, SGMII2 }, {4, 4, 3, 2 } },
  26. {0x20, {QSGMII_A, QSGMII_B, SGMII1, SGMII2 }, {4, 4, 2, 2 } },
  27. {0x35, {SGMII3, QSGMII_B, SGMII1, SGMII2 }, {3, 4, 3, 3 } },
  28. {0x36, {QSGMII_A, QSGMII_B, SGMII1, SGMII2 }, {4, 4, 3, 3 } },
  29. {0x3A, {SGMII3, PCIE1, SGMII1, SGMII2 }, {3, 5, 3, 3 } },
  30. {}
  31. };
  32. static struct serdes_config serdes2_cfg_tbl[] = {
  33. /* SerDes 2 */
  34. {0x0C, {PCIE1, PCIE1, PCIE1, PCIE1 }, {8, 8, 8, 8 } },
  35. {0x0D, {PCIE1, PCIE2, PCIE3, SATA1 }, {5, 5, 5, 9 } },
  36. {0x0E, {PCIE1, PCIE1, PCIE2, SATA1 }, {7, 7, 6, 9 } },
  37. {0x13, {PCIE1, PCIE1, PCIE3, PCIE3 }, {7, 7, 7, 7 } },
  38. {0x14, {PCIE1, PCIE2, PCIE3, PCIE3 }, {5, 5, 7, 7 } },
  39. {0x3C, {NONE, PCIE2, NONE, PCIE3 }, {0, 5, 0, 6 } },
  40. {}
  41. };
  42. static struct serdes_config *serdes_cfg_tbl[] = {
  43. serdes1_cfg_tbl,
  44. serdes2_cfg_tbl,
  45. };
  46. int serdes_get_number(int serdes, int cfg)
  47. {
  48. struct serdes_config *ptr;
  49. int i, j, index, lnk;
  50. int is_found, max_lane = SRDS_MAX_LANES;
  51. if (serdes >= ARRAY_SIZE(serdes_cfg_tbl))
  52. return 0;
  53. ptr = serdes_cfg_tbl[serdes];
  54. while (ptr->ip_protocol) {
  55. is_found = 1;
  56. for (i = 0, j = max_lane - 1; i < max_lane; i++, j--) {
  57. lnk = cfg & (0xf << 4 * i);
  58. lnk = lnk >> (4 * i);
  59. index = (serdes == FSL_SRDS_1) ? j : i;
  60. if (ptr->rcw_lanes[index] == lnk && is_found)
  61. is_found = 1;
  62. else
  63. is_found = 0;
  64. }
  65. if (is_found)
  66. return ptr->ip_protocol;
  67. ptr++;
  68. }
  69. return 0;
  70. }
  71. enum srds_prtcl serdes_get_prtcl(int serdes, int cfg, int lane)
  72. {
  73. struct serdes_config *ptr;
  74. if (serdes >= ARRAY_SIZE(serdes_cfg_tbl))
  75. return 0;
  76. ptr = serdes_cfg_tbl[serdes];
  77. while (ptr->ip_protocol) {
  78. if (ptr->ip_protocol == cfg)
  79. return ptr->lanes[lane];
  80. ptr++;
  81. }
  82. return 0;
  83. }
  84. int is_serdes_prtcl_valid(int serdes, u32 prtcl)
  85. {
  86. int i;
  87. struct serdes_config *ptr;
  88. if (serdes >= ARRAY_SIZE(serdes_cfg_tbl))
  89. return 0;
  90. ptr = serdes_cfg_tbl[serdes];
  91. while (ptr->ip_protocol) {
  92. if (ptr->ip_protocol == prtcl)
  93. break;
  94. ptr++;
  95. }
  96. if (!ptr->ip_protocol)
  97. return 0;
  98. for (i = 0; i < SRDS_MAX_LANES; i++) {
  99. if (ptr->lanes[i] != NONE)
  100. return 1;
  101. }
  102. return 0;
  103. }