Makefile 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. # SPDX-License-Identifier: GPL-2.0+
  2. #
  3. # (C) Copyright 2000-2003
  4. # Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  5. #
  6. # Copyright (C) 2012-2017 Altera Corporation <www.altera.com>
  7. obj-y += board.o
  8. obj-y += clock_manager.o
  9. obj-y += misc.o
  10. obj-y += reset_manager.o
  11. obj-y += timer.o
  12. ifdef CONFIG_TARGET_SOCFPGA_GEN5
  13. obj-y += clock_manager_gen5.o
  14. obj-y += misc_gen5.o
  15. obj-y += reset_manager_gen5.o
  16. obj-y += scan_manager.o
  17. obj-y += system_manager_gen5.o
  18. obj-y += wrap_pll_config.o
  19. obj-y += fpga_manager.o
  20. endif
  21. ifdef CONFIG_TARGET_SOCFPGA_ARRIA10
  22. obj-y += clock_manager_arria10.o
  23. obj-y += misc_arria10.o
  24. obj-y += pinmux_arria10.o
  25. obj-y += reset_manager_arria10.o
  26. endif
  27. ifdef CONFIG_TARGET_SOCFPGA_STRATIX10
  28. obj-y += clock_manager_s10.o
  29. obj-y += reset_manager_s10.o
  30. obj-y += system_manager_s10.o
  31. obj-y += wrap_pinmux_config_s10.o
  32. obj-y += wrap_pll_config_s10.o
  33. endif
  34. ifdef CONFIG_SPL_BUILD
  35. obj-y += spl.o
  36. ifdef CONFIG_TARGET_SOCFPGA_GEN5
  37. obj-y += freeze_controller.o
  38. obj-y += wrap_iocsr_config.o
  39. obj-y += wrap_pinmux_config.o
  40. obj-y += wrap_sdram_config.o
  41. endif
  42. endif
  43. ifdef CONFIG_TARGET_SOCFPGA_GEN5
  44. # QTS-generated config file wrappers
  45. CFLAGS_wrap_iocsr_config.o += -I$(srctree)/board/$(BOARDDIR)
  46. CFLAGS_wrap_pinmux_config.o += -I$(srctree)/board/$(BOARDDIR)
  47. CFLAGS_wrap_pll_config.o += -I$(srctree)/board/$(BOARDDIR)
  48. CFLAGS_wrap_sdram_config.o += -I$(srctree)/board/$(BOARDDIR)
  49. endif