qemu-x86_q35.dts 1.8 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
  4. */
  5. /dts-v1/;
  6. #include <dt-bindings/interrupt-router/intel-irq.h>
  7. /* ICH9 IRQ router has discrete PIRQ control registers */
  8. #undef PIRQE
  9. #undef PIRQF
  10. #undef PIRQG
  11. #undef PIRQH
  12. #define PIRQE 8
  13. #define PIRQF 9
  14. #define PIRQG 10
  15. #define PIRQH 11
  16. /include/ "skeleton.dtsi"
  17. /include/ "serial.dtsi"
  18. /include/ "keyboard.dtsi"
  19. /include/ "rtc.dtsi"
  20. /include/ "tsc_timer.dtsi"
  21. / {
  22. model = "QEMU x86 (Q35)";
  23. compatible = "qemu,x86";
  24. config {
  25. silent_console = <0>;
  26. u-boot,no-apm-finalize;
  27. };
  28. chosen {
  29. stdout-path = "/serial";
  30. };
  31. cpus {
  32. #address-cells = <1>;
  33. #size-cells = <0>;
  34. u-boot,dm-pre-reloc;
  35. cpu@0 {
  36. device_type = "cpu";
  37. compatible = "cpu-qemu";
  38. u-boot,dm-pre-reloc;
  39. reg = <0>;
  40. intel,apic-id = <0>;
  41. };
  42. };
  43. tsc-timer {
  44. clock-frequency = <1000000000>;
  45. };
  46. pci {
  47. compatible = "pci-x86";
  48. #address-cells = <3>;
  49. #size-cells = <2>;
  50. u-boot,dm-pre-reloc;
  51. ranges = <0x02000000 0x0 0xc0000000 0xc0000000 0 0x10000000
  52. 0x42000000 0x0 0xd0000000 0xd0000000 0 0x10000000
  53. 0x01000000 0x0 0x2000 0x2000 0 0xe000>;
  54. pch@1f,0 {
  55. reg = <0x0000f800 0 0 0 0>;
  56. compatible = "intel,pch9";
  57. u-boot,dm-pre-reloc;
  58. irq-router {
  59. compatible = "intel,irq-router";
  60. u-boot,dm-pre-reloc;
  61. intel,pirq-config = "pci";
  62. intel,actl-8bit;
  63. intel,actl-addr = <0x44>;
  64. intel,pirq-link = <0x60 8>;
  65. intel,pirq-mask = <0x0e40>;
  66. intel,pirq-routing = <
  67. /* e1000 NIC */
  68. PCI_BDF(0, 2, 0) INTA PIRQG
  69. /* ICH9 UHCI */
  70. PCI_BDF(0, 29, 0) INTA PIRQA
  71. PCI_BDF(0, 29, 1) INTB PIRQB
  72. PCI_BDF(0, 29, 2) INTC PIRQC
  73. /* ICH9 EHCI */
  74. PCI_BDF(0, 29, 7) INTD PIRQD
  75. /* ICH9 SATA */
  76. PCI_BDF(0, 31, 2) INTA PIRQA
  77. >;
  78. };
  79. };
  80. };
  81. };