phy.txt 2.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273
  1. PHY nodes
  2. Required properties:
  3. - interrupts : interrupt specifier for the sole interrupt.
  4. - reg : The ID number for the phy, usually a small integer
  5. Optional Properties:
  6. - compatible: Compatible list, may contain
  7. "ethernet-phy-ieee802.3-c22" or "ethernet-phy-ieee802.3-c45" for
  8. PHYs that implement IEEE802.3 clause 22 or IEEE802.3 clause 45
  9. specifications. If neither of these are specified, the default is to
  10. assume clause 22.
  11. If the PHY reports an incorrect ID (or none at all) then the
  12. "compatible" list may contain an entry with the correct PHY ID in the
  13. form: "ethernet-phy-idAAAA.BBBB" where
  14. AAAA - The value of the 16 bit Phy Identifier 1 register as
  15. 4 hex digits. This is the chip vendor OUI bits 3:18
  16. BBBB - The value of the 16 bit Phy Identifier 2 register as
  17. 4 hex digits. This is the chip vendor OUI bits 19:24,
  18. followed by 10 bits of a vendor specific ID.
  19. The compatible list should not contain other values than those
  20. listed here.
  21. - max-speed: Maximum PHY supported speed (10, 100, 1000...)
  22. - broken-turn-around: If set, indicates the PHY device does not correctly
  23. release the turn around line low at the end of a MDIO transaction.
  24. - enet-phy-lane-swap: If set, indicates the PHY will swap the TX/RX lanes to
  25. compensate for the board being designed with the lanes swapped.
  26. - enet-phy-lane-no-swap: If set, indicates that PHY will disable swap of the
  27. TX/RX lanes. This property allows the PHY to work correcly after e.g. wrong
  28. bootstrap configuration caused by issues in PCB layout design.
  29. - eee-broken-100tx:
  30. - eee-broken-1000t:
  31. - eee-broken-10gt:
  32. - eee-broken-1000kx:
  33. - eee-broken-10gkx4:
  34. - eee-broken-10gkr:
  35. Mark the corresponding energy efficient ethernet mode as broken and
  36. request the ethernet to stop advertising it.
  37. - phy-is-integrated: If set, indicates that the PHY is integrated into the same
  38. physical package as the Ethernet MAC. If needed, muxers should be configured
  39. to ensure the integrated PHY is used. The absence of this property indicates
  40. the muxers should be configured so that the external PHY is used.
  41. - reset-gpios: The GPIO phandle and specifier for the PHY reset signal.
  42. - reset-assert-us: Delay after the reset was asserted in microseconds.
  43. If this property is missing the delay will be skipped.
  44. - reset-deassert-us: Delay after the reset was deasserted in microseconds.
  45. If this property is missing the delay will be skipped.
  46. Example:
  47. ethernet-phy@0 {
  48. compatible = "ethernet-phy-id0141.0e90", "ethernet-phy-ieee802.3-c22";
  49. interrupt-parent = <&PIC>;
  50. interrupts = <35 IRQ_TYPE_EDGE_RISING>;
  51. reg = <0>;
  52. reset-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
  53. reset-assert-us = <1000>;
  54. reset-deassert-us = <2000>;
  55. };