rcar-pci.txt 2.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. * Renesas R-Car PCIe interface
  2. Required properties:
  3. compatible: "renesas,pcie-r8a7743" for the R8A7743 SoC;
  4. "renesas,pcie-r8a7779" for the R8A7779 SoC;
  5. "renesas,pcie-r8a7790" for the R8A7790 SoC;
  6. "renesas,pcie-r8a7791" for the R8A7791 SoC;
  7. "renesas,pcie-r8a7793" for the R8A7793 SoC;
  8. "renesas,pcie-r8a7795" for the R8A7795 SoC;
  9. "renesas,pcie-r8a7796" for the R8A7796 SoC;
  10. "renesas,pcie-r8a77980" for the R8A77980 SoC;
  11. "renesas,pcie-rcar-gen2" for a generic R-Car Gen2 or
  12. RZ/G1 compatible device.
  13. "renesas,pcie-rcar-gen3" for a generic R-Car Gen3 compatible device.
  14. When compatible with the generic version, nodes must list the
  15. SoC-specific version corresponding to the platform first
  16. followed by the generic version.
  17. - reg: base address and length of the PCIe controller registers.
  18. - #address-cells: set to <3>
  19. - #size-cells: set to <2>
  20. - bus-range: PCI bus numbers covered
  21. - device_type: set to "pci"
  22. - ranges: ranges for the PCI memory and I/O regions.
  23. - dma-ranges: ranges for the inbound memory regions.
  24. - interrupts: two interrupt sources for MSI interrupts, followed by interrupt
  25. source for hardware related interrupts (e.g. link speed change).
  26. - #interrupt-cells: set to <1>
  27. - interrupt-map-mask and interrupt-map: standard PCI properties
  28. to define the mapping of the PCIe interface to interrupt numbers.
  29. - clocks: from common clock binding: clock specifiers for the PCIe controller
  30. and PCIe bus clocks.
  31. - clock-names: from common clock binding: should be "pcie" and "pcie_bus".
  32. Optional properties:
  33. - phys: from common PHY binding: PHY phandle and specifier (only make sense
  34. for R-Car gen3 SoCs where the PCIe PHYs have their own register blocks).
  35. - phy-names: from common PHY binding: should be "pcie".
  36. Example:
  37. SoC-specific DT Entry:
  38. pcie: pcie@fe000000 {
  39. compatible = "renesas,pcie-r8a7791", "renesas,pcie-rcar-gen2";
  40. reg = <0 0xfe000000 0 0x80000>;
  41. #address-cells = <3>;
  42. #size-cells = <2>;
  43. bus-range = <0x00 0xff>;
  44. device_type = "pci";
  45. ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000
  46. 0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000
  47. 0x02000000 0 0x30000000 0 0x30000000 0 0x08000000
  48. 0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>;
  49. dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x40000000
  50. 0x42000000 2 0x00000000 2 0x00000000 0 0x40000000>;
  51. interrupts = <0 116 4>, <0 117 4>, <0 118 4>;
  52. #interrupt-cells = <1>;
  53. interrupt-map-mask = <0 0 0 0>;
  54. interrupt-map = <0 0 0 0 &gic 0 116 4>;
  55. clocks = <&mstp3_clks R8A7791_CLK_PCIE>, <&pcie_bus_clk>;
  56. clock-names = "pcie", "pcie_bus";
  57. };