spi-sun6i.txt 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344
  1. Allwinner A31/H3 SPI controller
  2. Required properties:
  3. - compatible: Should be "allwinner,sun6i-a31-spi" or "allwinner,sun8i-h3-spi".
  4. - reg: Should contain register location and length.
  5. - interrupts: Should contain interrupt.
  6. - clocks: phandle to the clocks feeding the SPI controller. Two are
  7. needed:
  8. - "ahb": the gated AHB parent clock
  9. - "mod": the parent module clock
  10. - clock-names: Must contain the clock names described just above
  11. - resets: phandle to the reset controller asserting this device in
  12. reset
  13. Optional properties:
  14. - dmas: DMA specifiers for rx and tx dma. See the DMA client binding,
  15. Documentation/devicetree/bindings/dma/dma.txt
  16. - dma-names: DMA request names should include "rx" and "tx" if present.
  17. Example:
  18. spi1: spi@1c69000 {
  19. compatible = "allwinner,sun6i-a31-spi";
  20. reg = <0x01c69000 0x1000>;
  21. interrupts = <0 66 4>;
  22. clocks = <&ahb1_gates 21>, <&spi1_clk>;
  23. clock-names = "ahb", "mod";
  24. resets = <&ahb1_rst 21>;
  25. };
  26. spi0: spi@1c68000 {
  27. compatible = "allwinner,sun8i-h3-spi";
  28. reg = <0x01c68000 0x1000>;
  29. interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
  30. clocks = <&ccu CLK_BUS_SPI0>, <&ccu CLK_SPI0>;
  31. clock-names = "ahb", "mod";
  32. dmas = <&dma 23>, <&dma 23>;
  33. dma-names = "rx", "tx";
  34. pinctrl-names = "default";
  35. pinctrl-0 = <&spi0_pins>;
  36. resets = <&ccu RST_BUS_SPI0>;
  37. #address-cells = <1>;
  38. #size-cells = <0>;
  39. };