| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * K2HK EVM : Board initialization
- *
- * (C) Copyright 2012-2014
- * Texas Instruments Incorporated, <www.ti.com>
- */
- #include <common.h>
- #include <asm/arch/clock.h>
- #include <asm/arch/hardware.h>
- #include <asm/ti-common/keystone_net.h>
- unsigned int external_clk[ext_clk_count] = {
- [sys_clk] = 122880000,
- [alt_core_clk] = 125000000,
- [pa_clk] = 122880000,
- [tetris_clk] = 125000000,
- [ddr3a_clk] = 100000000,
- [ddr3b_clk] = 100000000,
- };
- unsigned int get_external_clk(u32 clk)
- {
- unsigned int clk_freq;
- switch (clk) {
- case sys_clk:
- clk_freq = 122880000;
- break;
- case alt_core_clk:
- clk_freq = 125000000;
- break;
- case pa_clk:
- clk_freq = 122880000;
- break;
- case tetris_clk:
- clk_freq = 125000000;
- break;
- case ddr3a_clk:
- clk_freq = 100000000;
- break;
- case ddr3b_clk:
- clk_freq = 100000000;
- break;
- default:
- clk_freq = 0;
- break;
- }
- return clk_freq;
- }
- static struct pll_init_data core_pll_config[NUM_SPDS] = {
- [SPD800] = CORE_PLL_799,
- [SPD1000] = CORE_PLL_999,
- [SPD1200] = CORE_PLL_1200,
- };
- s16 divn_val[16] = {
- 0, 0, 1, 4, 23, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1
- };
- static struct pll_init_data tetris_pll_config[] = {
- [SPD800] = TETRIS_PLL_800,
- [SPD1000] = TETRIS_PLL_1000,
- [SPD1200] = TETRIS_PLL_1200,
- [SPD1350] = TETRIS_PLL_1350,
- [SPD1400] = TETRIS_PLL_1400,
- };
- static struct pll_init_data pa_pll_config =
- PASS_PLL_983;
- struct pll_init_data *get_pll_init_data(int pll)
- {
- int speed;
- struct pll_init_data *data;
- switch (pll) {
- case MAIN_PLL:
- speed = get_max_dev_speed(speeds);
- data = &core_pll_config[speed];
- break;
- case TETRIS_PLL:
- speed = get_max_arm_speed(speeds);
- data = &tetris_pll_config[speed];
- break;
- case PASS_PLL:
- data = &pa_pll_config;
- break;
- default:
- data = NULL;
- }
- return data;
- }
- #ifdef CONFIG_DRIVER_TI_KEYSTONE_NET
- struct eth_priv_t eth_priv_cfg[] = {
- {
- .int_name = "K2HK_EMAC",
- .rx_flow = 22,
- .phy_addr = 0,
- .slave_port = 1,
- .sgmii_link_type = SGMII_LINK_MAC_PHY,
- .phy_if = PHY_INTERFACE_MODE_SGMII,
- },
- {
- .int_name = "K2HK_EMAC1",
- .rx_flow = 23,
- .phy_addr = 1,
- .slave_port = 2,
- .sgmii_link_type = SGMII_LINK_MAC_PHY,
- .phy_if = PHY_INTERFACE_MODE_SGMII,
- },
- {
- .int_name = "K2HK_EMAC2",
- .rx_flow = 24,
- .phy_addr = 2,
- .slave_port = 3,
- .sgmii_link_type = SGMII_LINK_MAC_MAC_FORCED,
- .phy_if = PHY_INTERFACE_MODE_SGMII,
- },
- {
- .int_name = "K2HK_EMAC3",
- .rx_flow = 25,
- .phy_addr = 3,
- .slave_port = 4,
- .sgmii_link_type = SGMII_LINK_MAC_MAC_FORCED,
- .phy_if = PHY_INTERFACE_MODE_SGMII,
- },
- };
- int get_num_eth_ports(void)
- {
- return sizeof(eth_priv_cfg) / sizeof(struct eth_priv_t);
- }
- #endif
- #ifdef CONFIG_BOARD_EARLY_INIT_F
- int board_early_init_f(void)
- {
- init_plls();
- return 0;
- }
- #endif
- #if defined(CONFIG_MULTI_DTB_FIT)
- int board_fit_config_name_match(const char *name)
- {
- if (!strcmp(name, "keystone-k2hk-evm"))
- return 0;
- return -1;
- }
- #endif
- #ifdef CONFIG_SPL_BUILD
- void spl_init_keystone_plls(void)
- {
- init_plls();
- }
- #endif
|