spl_boot.c 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * SchulerControl GmbH, SC_SPS_1 module setup
  4. *
  5. * Copyright (C) 2012 Marek Vasut <marex@denx.de>
  6. * on behalf of DENX Software Engineering GmbH
  7. */
  8. #include <common.h>
  9. #include <config.h>
  10. #include <asm/io.h>
  11. #include <asm/arch/iomux-mx28.h>
  12. #include <asm/arch/imx-regs.h>
  13. #include <asm/arch/sys_proto.h>
  14. #define MUX_CONFIG_LED (MXS_PAD_3V3 | MXS_PAD_4MA | MXS_PAD_NOPULL)
  15. #define MUX_CONFIG_SSP0 (MXS_PAD_3V3 | MXS_PAD_12MA | MXS_PAD_PULLUP)
  16. #define MUX_CONFIG_SSP2 (MXS_PAD_3V3 | MXS_PAD_4MA | MXS_PAD_PULLUP)
  17. #define MUX_CONFIG_ENET (MXS_PAD_3V3 | MXS_PAD_12MA | MXS_PAD_NOPULL)
  18. #define MUX_CONFIG_EMI (MXS_PAD_3V3 | MXS_PAD_12MA | MXS_PAD_NOPULL)
  19. const iomux_cfg_t iomux_setup[] = {
  20. /* -- Strick 3 -- */
  21. /* FEC Ethernet */
  22. MX28_PAD_ENET0_MDC__ENET0_MDC | MUX_CONFIG_ENET,
  23. MX28_PAD_ENET0_MDIO__ENET0_MDIO | MUX_CONFIG_ENET,
  24. MX28_PAD_ENET0_RX_EN__ENET0_RX_EN | MUX_CONFIG_ENET,
  25. MX28_PAD_ENET0_RXD0__ENET0_RXD0 | MUX_CONFIG_ENET,
  26. MX28_PAD_ENET0_RXD1__ENET0_RXD1 | MUX_CONFIG_ENET,
  27. MX28_PAD_ENET0_TX_EN__ENET0_TX_EN | MUX_CONFIG_ENET,
  28. MX28_PAD_ENET0_TXD0__ENET0_TXD0 | MUX_CONFIG_ENET,
  29. MX28_PAD_ENET0_TXD1__ENET0_TXD1 | MUX_CONFIG_ENET,
  30. MX28_PAD_ENET0_RXD3__ENET1_RXD1 | MUX_CONFIG_ENET,
  31. MX28_PAD_ENET0_RXD2__ENET1_RXD0 | MUX_CONFIG_ENET,
  32. MX28_PAD_ENET0_TXD2__ENET1_TXD0 | MUX_CONFIG_ENET,
  33. MX28_PAD_ENET0_TXD3__ENET1_TXD1 | MUX_CONFIG_ENET,
  34. MX28_PAD_ENET0_TX_CLK__GPIO_4_5, /* ENET INT */
  35. MX28_PAD_ENET0_COL__ENET1_TX_EN | MUX_CONFIG_ENET,
  36. MX28_PAD_ENET0_CRS__ENET1_RX_EN | MUX_CONFIG_ENET,
  37. MX28_PAD_ENET_CLK__CLKCTRL_ENET | MUX_CONFIG_ENET,
  38. /* -- Strick 4 -- */
  39. /* EMI */
  40. MX28_PAD_EMI_ODT0__EMI_ODT0 | MUX_CONFIG_EMI,
  41. MX28_PAD_EMI_CASN__EMI_CASN | MUX_CONFIG_EMI,
  42. MX28_PAD_EMI_RASN__EMI_RASN | MUX_CONFIG_EMI,
  43. MX28_PAD_EMI_WEN__EMI_WEN | MUX_CONFIG_EMI,
  44. MX28_PAD_EMI_CE0N__EMI_CE0N | MUX_CONFIG_EMI,
  45. MX28_PAD_EMI_BA0__EMI_BA0 | MUX_CONFIG_EMI,
  46. MX28_PAD_EMI_BA1__EMI_BA1 | MUX_CONFIG_EMI,
  47. MX28_PAD_EMI_BA2__EMI_BA2 | MUX_CONFIG_EMI,
  48. MX28_PAD_EMI_A00__EMI_ADDR0 | MUX_CONFIG_EMI,
  49. MX28_PAD_EMI_A01__EMI_ADDR1 | MUX_CONFIG_EMI,
  50. MX28_PAD_EMI_A02__EMI_ADDR2 | MUX_CONFIG_EMI,
  51. MX28_PAD_EMI_A03__EMI_ADDR3 | MUX_CONFIG_EMI,
  52. MX28_PAD_EMI_A04__EMI_ADDR4 | MUX_CONFIG_EMI,
  53. MX28_PAD_EMI_A05__EMI_ADDR5 | MUX_CONFIG_EMI,
  54. MX28_PAD_EMI_A06__EMI_ADDR6 | MUX_CONFIG_EMI,
  55. MX28_PAD_EMI_A07__EMI_ADDR7 | MUX_CONFIG_EMI,
  56. MX28_PAD_EMI_A08__EMI_ADDR8 | MUX_CONFIG_EMI,
  57. MX28_PAD_EMI_A09__EMI_ADDR9 | MUX_CONFIG_EMI,
  58. MX28_PAD_EMI_A10__EMI_ADDR10 | MUX_CONFIG_EMI,
  59. MX28_PAD_EMI_A11__EMI_ADDR11 | MUX_CONFIG_EMI,
  60. MX28_PAD_EMI_A12__EMI_ADDR12 | MUX_CONFIG_EMI,
  61. MX28_PAD_EMI_DQM0__EMI_DQM0 | MUX_CONFIG_EMI,
  62. MX28_PAD_EMI_DQM1__EMI_DQM1 | MUX_CONFIG_EMI,
  63. MX28_PAD_EMI_DQS0__EMI_DQS0 | MUX_CONFIG_EMI,
  64. MX28_PAD_EMI_DQS1__EMI_DQS1 | MUX_CONFIG_EMI,
  65. MX28_PAD_EMI_D00__EMI_DATA0 | MUX_CONFIG_EMI,
  66. MX28_PAD_EMI_D01__EMI_DATA1 | MUX_CONFIG_EMI,
  67. MX28_PAD_EMI_D02__EMI_DATA2 | MUX_CONFIG_EMI,
  68. MX28_PAD_EMI_D03__EMI_DATA3 | MUX_CONFIG_EMI,
  69. MX28_PAD_EMI_D04__EMI_DATA4 | MUX_CONFIG_EMI,
  70. MX28_PAD_EMI_D05__EMI_DATA5 | MUX_CONFIG_EMI,
  71. MX28_PAD_EMI_D06__EMI_DATA6 | MUX_CONFIG_EMI,
  72. MX28_PAD_EMI_D07__EMI_DATA7 | MUX_CONFIG_EMI,
  73. MX28_PAD_EMI_D08__EMI_DATA8 | MUX_CONFIG_EMI,
  74. MX28_PAD_EMI_D09__EMI_DATA9 | MUX_CONFIG_EMI,
  75. MX28_PAD_EMI_D10__EMI_DATA10 | MUX_CONFIG_EMI,
  76. MX28_PAD_EMI_D11__EMI_DATA11 | MUX_CONFIG_EMI,
  77. MX28_PAD_EMI_D12__EMI_DATA12 | MUX_CONFIG_EMI,
  78. MX28_PAD_EMI_D13__EMI_DATA13 | MUX_CONFIG_EMI,
  79. MX28_PAD_EMI_D14__EMI_DATA14 | MUX_CONFIG_EMI,
  80. MX28_PAD_EMI_D15__EMI_DATA15 | MUX_CONFIG_EMI,
  81. MX28_PAD_EMI_CKE__EMI_CKE | MUX_CONFIG_EMI,
  82. MX28_PAD_EMI_CLK__EMI_CLK | MUX_CONFIG_EMI,
  83. MX28_PAD_EMI_DDR_OPEN__EMI_DDR_OPEN | MUX_CONFIG_EMI,
  84. MX28_PAD_EMI_DDR_OPEN_FB__EMI_DDR_OPEN_FEEDBACK | MUX_CONFIG_EMI,
  85. /* -- Strick 5 -- */
  86. /* MMC0 */
  87. MX28_PAD_SSP0_DATA0__SSP0_D0 | MUX_CONFIG_SSP0,
  88. MX28_PAD_SSP0_DATA1__SSP0_D1 | MUX_CONFIG_SSP0,
  89. MX28_PAD_SSP0_DATA2__SSP0_D2 | MUX_CONFIG_SSP0,
  90. MX28_PAD_SSP0_DATA3__SSP0_D3 | MUX_CONFIG_SSP0,
  91. MX28_PAD_SSP0_CMD__SSP0_CMD | MUX_CONFIG_SSP0,
  92. MX28_PAD_SSP0_DETECT__SSP0_CARD_DETECT |
  93. (MXS_PAD_3V3 | MXS_PAD_12MA | MXS_PAD_NOPULL),
  94. MX28_PAD_SSP0_SCK__SSP0_SCK |
  95. (MXS_PAD_3V3 | MXS_PAD_12MA | MXS_PAD_NOPULL),
  96. /* SPI2 (for flash) */
  97. MX28_PAD_SSP2_SCK__SSP2_SCK | MUX_CONFIG_SSP2,
  98. MX28_PAD_SSP2_MOSI__SSP2_CMD | MUX_CONFIG_SSP2,
  99. MX28_PAD_SSP2_MISO__SSP2_D0 | MUX_CONFIG_SSP2,
  100. MX28_PAD_SSP2_SS0__SSP2_D3 |
  101. (MXS_PAD_3V3 | MXS_PAD_8MA | MXS_PAD_PULLUP),
  102. /* -- Strick 6 -- */
  103. /* I2C */
  104. MX28_PAD_I2C0_SCL__I2C0_SCL,
  105. MX28_PAD_I2C0_SDA__I2C0_SDA,
  106. /* AUART0 */
  107. MX28_PAD_AUART0_TX__AUART0_TX,
  108. MX28_PAD_AUART0_RX__AUART0_RX,
  109. /* MEGA interface */
  110. /* Debug UART */
  111. MX28_PAD_PWM0__DUART_RX,
  112. MX28_PAD_PWM1__DUART_TX,
  113. /* LED */
  114. MX28_PAD_GPMI_D00__GPIO_0_0 | MUX_CONFIG_LED,
  115. MX28_PAD_GPMI_D03__GPIO_0_3 | MUX_CONFIG_LED,
  116. MX28_PAD_GPMI_D06__GPIO_0_6 | MUX_CONFIG_LED,
  117. };
  118. void board_init_ll(const uint32_t arg, const uint32_t *resptr)
  119. {
  120. mxs_common_spl_init(arg, resptr, iomux_setup, ARRAY_SIZE(iomux_setup));
  121. }
  122. void mxs_adjust_memory_params(uint32_t *dram_vals)
  123. {
  124. dram_vals[0x74 >> 2] = 0x0f02010a;
  125. }