ptrace.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. *
  6. * Copyright (C) 2001 - 2007 Tensilica Inc.
  7. *
  8. * Joe Taylor <joe@tensilica.com, joetylr@yahoo.com>
  9. * Chris Zankel <chris@zankel.net>
  10. * Scott Foehner<sfoehner@yahoo.com>,
  11. * Kevin Chea
  12. * Marc Gauthier<marc@tensilica.com> <marc@alumni.uwaterloo.ca>
  13. */
  14. #include <linux/errno.h>
  15. #include <linux/hw_breakpoint.h>
  16. #include <linux/kernel.h>
  17. #include <linux/mm.h>
  18. #include <linux/perf_event.h>
  19. #include <linux/ptrace.h>
  20. #include <linux/sched.h>
  21. #include <linux/sched/task_stack.h>
  22. #include <linux/security.h>
  23. #include <linux/signal.h>
  24. #include <linux/smp.h>
  25. #include <linux/tracehook.h>
  26. #include <linux/uaccess.h>
  27. #include <asm/coprocessor.h>
  28. #include <asm/elf.h>
  29. #include <asm/page.h>
  30. #include <asm/pgtable.h>
  31. #include <asm/ptrace.h>
  32. void user_enable_single_step(struct task_struct *child)
  33. {
  34. child->ptrace |= PT_SINGLESTEP;
  35. }
  36. void user_disable_single_step(struct task_struct *child)
  37. {
  38. child->ptrace &= ~PT_SINGLESTEP;
  39. }
  40. /*
  41. * Called by kernel/ptrace.c when detaching to disable single stepping.
  42. */
  43. void ptrace_disable(struct task_struct *child)
  44. {
  45. /* Nothing to do.. */
  46. }
  47. static int ptrace_getregs(struct task_struct *child, void __user *uregs)
  48. {
  49. struct pt_regs *regs = task_pt_regs(child);
  50. xtensa_gregset_t __user *gregset = uregs;
  51. unsigned long wb = regs->windowbase;
  52. int i;
  53. if (!access_ok(VERIFY_WRITE, uregs, sizeof(xtensa_gregset_t)))
  54. return -EIO;
  55. __put_user(regs->pc, &gregset->pc);
  56. __put_user(regs->ps & ~(1 << PS_EXCM_BIT), &gregset->ps);
  57. __put_user(regs->lbeg, &gregset->lbeg);
  58. __put_user(regs->lend, &gregset->lend);
  59. __put_user(regs->lcount, &gregset->lcount);
  60. __put_user(regs->windowstart, &gregset->windowstart);
  61. __put_user(regs->windowbase, &gregset->windowbase);
  62. __put_user(regs->threadptr, &gregset->threadptr);
  63. for (i = 0; i < XCHAL_NUM_AREGS; i++)
  64. __put_user(regs->areg[i],
  65. gregset->a + ((wb * 4 + i) % XCHAL_NUM_AREGS));
  66. return 0;
  67. }
  68. static int ptrace_setregs(struct task_struct *child, void __user *uregs)
  69. {
  70. struct pt_regs *regs = task_pt_regs(child);
  71. xtensa_gregset_t *gregset = uregs;
  72. const unsigned long ps_mask = PS_CALLINC_MASK | PS_OWB_MASK;
  73. unsigned long ps;
  74. unsigned long wb, ws;
  75. if (!access_ok(VERIFY_WRITE, uregs, sizeof(xtensa_gregset_t)))
  76. return -EIO;
  77. __get_user(regs->pc, &gregset->pc);
  78. __get_user(ps, &gregset->ps);
  79. __get_user(regs->lbeg, &gregset->lbeg);
  80. __get_user(regs->lend, &gregset->lend);
  81. __get_user(regs->lcount, &gregset->lcount);
  82. __get_user(ws, &gregset->windowstart);
  83. __get_user(wb, &gregset->windowbase);
  84. __get_user(regs->threadptr, &gregset->threadptr);
  85. regs->ps = (regs->ps & ~ps_mask) | (ps & ps_mask) | (1 << PS_EXCM_BIT);
  86. if (wb >= XCHAL_NUM_AREGS / 4)
  87. return -EFAULT;
  88. if (wb != regs->windowbase || ws != regs->windowstart) {
  89. unsigned long rotws, wmask;
  90. rotws = (((ws | (ws << WSBITS)) >> wb) &
  91. ((1 << WSBITS) - 1)) & ~1;
  92. wmask = ((rotws ? WSBITS + 1 - ffs(rotws) : 0) << 4) |
  93. (rotws & 0xF) | 1;
  94. regs->windowbase = wb;
  95. regs->windowstart = ws;
  96. regs->wmask = wmask;
  97. }
  98. if (wb != 0 && __copy_from_user(regs->areg + XCHAL_NUM_AREGS - wb * 4,
  99. gregset->a, wb * 16))
  100. return -EFAULT;
  101. if (__copy_from_user(regs->areg, gregset->a + wb * 4,
  102. (WSBITS - wb) * 16))
  103. return -EFAULT;
  104. return 0;
  105. }
  106. #if XTENSA_HAVE_COPROCESSORS
  107. #define CP_OFFSETS(cp) \
  108. { \
  109. .elf_xtregs_offset = offsetof(elf_xtregs_t, cp), \
  110. .ti_offset = offsetof(struct thread_info, xtregs_cp.cp), \
  111. .sz = sizeof(xtregs_ ## cp ## _t), \
  112. }
  113. static const struct {
  114. size_t elf_xtregs_offset;
  115. size_t ti_offset;
  116. size_t sz;
  117. } cp_offsets[] = {
  118. CP_OFFSETS(cp0),
  119. CP_OFFSETS(cp1),
  120. CP_OFFSETS(cp2),
  121. CP_OFFSETS(cp3),
  122. CP_OFFSETS(cp4),
  123. CP_OFFSETS(cp5),
  124. CP_OFFSETS(cp6),
  125. CP_OFFSETS(cp7),
  126. };
  127. #endif
  128. static int ptrace_getxregs(struct task_struct *child, void __user *uregs)
  129. {
  130. struct pt_regs *regs = task_pt_regs(child);
  131. struct thread_info *ti = task_thread_info(child);
  132. elf_xtregs_t __user *xtregs = uregs;
  133. int ret = 0;
  134. int i __maybe_unused;
  135. if (!access_ok(VERIFY_WRITE, uregs, sizeof(elf_xtregs_t)))
  136. return -EIO;
  137. #if XTENSA_HAVE_COPROCESSORS
  138. /* Flush all coprocessor registers to memory. */
  139. coprocessor_flush_all(ti);
  140. for (i = 0; i < ARRAY_SIZE(cp_offsets); ++i)
  141. ret |= __copy_to_user((char __user *)xtregs +
  142. cp_offsets[i].elf_xtregs_offset,
  143. (const char *)ti +
  144. cp_offsets[i].ti_offset,
  145. cp_offsets[i].sz);
  146. #endif
  147. ret |= __copy_to_user(&xtregs->opt, &regs->xtregs_opt,
  148. sizeof(xtregs->opt));
  149. ret |= __copy_to_user(&xtregs->user,&ti->xtregs_user,
  150. sizeof(xtregs->user));
  151. return ret ? -EFAULT : 0;
  152. }
  153. static int ptrace_setxregs(struct task_struct *child, void __user *uregs)
  154. {
  155. struct thread_info *ti = task_thread_info(child);
  156. struct pt_regs *regs = task_pt_regs(child);
  157. elf_xtregs_t *xtregs = uregs;
  158. int ret = 0;
  159. int i __maybe_unused;
  160. if (!access_ok(VERIFY_READ, uregs, sizeof(elf_xtregs_t)))
  161. return -EFAULT;
  162. #if XTENSA_HAVE_COPROCESSORS
  163. /* Flush all coprocessors before we overwrite them. */
  164. coprocessor_flush_all(ti);
  165. coprocessor_release_all(ti);
  166. for (i = 0; i < ARRAY_SIZE(cp_offsets); ++i)
  167. ret |= __copy_from_user((char *)ti + cp_offsets[i].ti_offset,
  168. (const char __user *)xtregs +
  169. cp_offsets[i].elf_xtregs_offset,
  170. cp_offsets[i].sz);
  171. #endif
  172. ret |= __copy_from_user(&regs->xtregs_opt, &xtregs->opt,
  173. sizeof(xtregs->opt));
  174. ret |= __copy_from_user(&ti->xtregs_user, &xtregs->user,
  175. sizeof(xtregs->user));
  176. return ret ? -EFAULT : 0;
  177. }
  178. static int ptrace_peekusr(struct task_struct *child, long regno,
  179. long __user *ret)
  180. {
  181. struct pt_regs *regs;
  182. unsigned long tmp;
  183. regs = task_pt_regs(child);
  184. tmp = 0; /* Default return value. */
  185. switch(regno) {
  186. case REG_AR_BASE ... REG_AR_BASE + XCHAL_NUM_AREGS - 1:
  187. tmp = regs->areg[regno - REG_AR_BASE];
  188. break;
  189. case REG_A_BASE ... REG_A_BASE + 15:
  190. tmp = regs->areg[regno - REG_A_BASE];
  191. break;
  192. case REG_PC:
  193. tmp = regs->pc;
  194. break;
  195. case REG_PS:
  196. /* Note: PS.EXCM is not set while user task is running;
  197. * its being set in regs is for exception handling
  198. * convenience.
  199. */
  200. tmp = (regs->ps & ~(1 << PS_EXCM_BIT));
  201. break;
  202. case REG_WB:
  203. break; /* tmp = 0 */
  204. case REG_WS:
  205. {
  206. unsigned long wb = regs->windowbase;
  207. unsigned long ws = regs->windowstart;
  208. tmp = ((ws >> wb) | (ws << (WSBITS - wb))) &
  209. ((1 << WSBITS) - 1);
  210. break;
  211. }
  212. case REG_LBEG:
  213. tmp = regs->lbeg;
  214. break;
  215. case REG_LEND:
  216. tmp = regs->lend;
  217. break;
  218. case REG_LCOUNT:
  219. tmp = regs->lcount;
  220. break;
  221. case REG_SAR:
  222. tmp = regs->sar;
  223. break;
  224. case SYSCALL_NR:
  225. tmp = regs->syscall;
  226. break;
  227. default:
  228. return -EIO;
  229. }
  230. return put_user(tmp, ret);
  231. }
  232. static int ptrace_pokeusr(struct task_struct *child, long regno, long val)
  233. {
  234. struct pt_regs *regs;
  235. regs = task_pt_regs(child);
  236. switch (regno) {
  237. case REG_AR_BASE ... REG_AR_BASE + XCHAL_NUM_AREGS - 1:
  238. regs->areg[regno - REG_AR_BASE] = val;
  239. break;
  240. case REG_A_BASE ... REG_A_BASE + 15:
  241. regs->areg[regno - REG_A_BASE] = val;
  242. break;
  243. case REG_PC:
  244. regs->pc = val;
  245. break;
  246. case SYSCALL_NR:
  247. regs->syscall = val;
  248. break;
  249. default:
  250. return -EIO;
  251. }
  252. return 0;
  253. }
  254. #ifdef CONFIG_HAVE_HW_BREAKPOINT
  255. static void ptrace_hbptriggered(struct perf_event *bp,
  256. struct perf_sample_data *data,
  257. struct pt_regs *regs)
  258. {
  259. int i;
  260. struct arch_hw_breakpoint *bkpt = counter_arch_bp(bp);
  261. if (bp->attr.bp_type & HW_BREAKPOINT_X) {
  262. for (i = 0; i < XCHAL_NUM_IBREAK; ++i)
  263. if (current->thread.ptrace_bp[i] == bp)
  264. break;
  265. i <<= 1;
  266. } else {
  267. for (i = 0; i < XCHAL_NUM_DBREAK; ++i)
  268. if (current->thread.ptrace_wp[i] == bp)
  269. break;
  270. i = (i << 1) | 1;
  271. }
  272. force_sig_ptrace_errno_trap(i, (void __user *)bkpt->address);
  273. }
  274. static struct perf_event *ptrace_hbp_create(struct task_struct *tsk, int type)
  275. {
  276. struct perf_event_attr attr;
  277. ptrace_breakpoint_init(&attr);
  278. /* Initialise fields to sane defaults. */
  279. attr.bp_addr = 0;
  280. attr.bp_len = 1;
  281. attr.bp_type = type;
  282. attr.disabled = 1;
  283. return register_user_hw_breakpoint(&attr, ptrace_hbptriggered, NULL,
  284. tsk);
  285. }
  286. /*
  287. * Address bit 0 choose instruction (0) or data (1) break register, bits
  288. * 31..1 are the register number.
  289. * Both PTRACE_GETHBPREGS and PTRACE_SETHBPREGS transfer two 32-bit words:
  290. * address (0) and control (1).
  291. * Instruction breakpoint contorl word is 0 to clear breakpoint, 1 to set.
  292. * Data breakpoint control word bit 31 is 'trigger on store', bit 30 is
  293. * 'trigger on load, bits 29..0 are length. Length 0 is used to clear a
  294. * breakpoint. To set a breakpoint length must be a power of 2 in the range
  295. * 1..64 and the address must be length-aligned.
  296. */
  297. static long ptrace_gethbpregs(struct task_struct *child, long addr,
  298. long __user *datap)
  299. {
  300. struct perf_event *bp;
  301. u32 user_data[2] = {0};
  302. bool dbreak = addr & 1;
  303. unsigned idx = addr >> 1;
  304. if ((!dbreak && idx >= XCHAL_NUM_IBREAK) ||
  305. (dbreak && idx >= XCHAL_NUM_DBREAK))
  306. return -EINVAL;
  307. if (dbreak)
  308. bp = child->thread.ptrace_wp[idx];
  309. else
  310. bp = child->thread.ptrace_bp[idx];
  311. if (bp) {
  312. user_data[0] = bp->attr.bp_addr;
  313. user_data[1] = bp->attr.disabled ? 0 : bp->attr.bp_len;
  314. if (dbreak) {
  315. if (bp->attr.bp_type & HW_BREAKPOINT_R)
  316. user_data[1] |= DBREAKC_LOAD_MASK;
  317. if (bp->attr.bp_type & HW_BREAKPOINT_W)
  318. user_data[1] |= DBREAKC_STOR_MASK;
  319. }
  320. }
  321. if (copy_to_user(datap, user_data, sizeof(user_data)))
  322. return -EFAULT;
  323. return 0;
  324. }
  325. static long ptrace_sethbpregs(struct task_struct *child, long addr,
  326. long __user *datap)
  327. {
  328. struct perf_event *bp;
  329. struct perf_event_attr attr;
  330. u32 user_data[2];
  331. bool dbreak = addr & 1;
  332. unsigned idx = addr >> 1;
  333. int bp_type = 0;
  334. if ((!dbreak && idx >= XCHAL_NUM_IBREAK) ||
  335. (dbreak && idx >= XCHAL_NUM_DBREAK))
  336. return -EINVAL;
  337. if (copy_from_user(user_data, datap, sizeof(user_data)))
  338. return -EFAULT;
  339. if (dbreak) {
  340. bp = child->thread.ptrace_wp[idx];
  341. if (user_data[1] & DBREAKC_LOAD_MASK)
  342. bp_type |= HW_BREAKPOINT_R;
  343. if (user_data[1] & DBREAKC_STOR_MASK)
  344. bp_type |= HW_BREAKPOINT_W;
  345. } else {
  346. bp = child->thread.ptrace_bp[idx];
  347. bp_type = HW_BREAKPOINT_X;
  348. }
  349. if (!bp) {
  350. bp = ptrace_hbp_create(child,
  351. bp_type ? bp_type : HW_BREAKPOINT_RW);
  352. if (IS_ERR(bp))
  353. return PTR_ERR(bp);
  354. if (dbreak)
  355. child->thread.ptrace_wp[idx] = bp;
  356. else
  357. child->thread.ptrace_bp[idx] = bp;
  358. }
  359. attr = bp->attr;
  360. attr.bp_addr = user_data[0];
  361. attr.bp_len = user_data[1] & ~(DBREAKC_LOAD_MASK | DBREAKC_STOR_MASK);
  362. attr.bp_type = bp_type;
  363. attr.disabled = !attr.bp_len;
  364. return modify_user_hw_breakpoint(bp, &attr);
  365. }
  366. #endif
  367. long arch_ptrace(struct task_struct *child, long request,
  368. unsigned long addr, unsigned long data)
  369. {
  370. int ret = -EPERM;
  371. void __user *datap = (void __user *) data;
  372. switch (request) {
  373. case PTRACE_PEEKTEXT: /* read word at location addr. */
  374. case PTRACE_PEEKDATA:
  375. ret = generic_ptrace_peekdata(child, addr, data);
  376. break;
  377. case PTRACE_PEEKUSR: /* read register specified by addr. */
  378. ret = ptrace_peekusr(child, addr, datap);
  379. break;
  380. case PTRACE_POKETEXT: /* write the word at location addr. */
  381. case PTRACE_POKEDATA:
  382. ret = generic_ptrace_pokedata(child, addr, data);
  383. break;
  384. case PTRACE_POKEUSR: /* write register specified by addr. */
  385. ret = ptrace_pokeusr(child, addr, data);
  386. break;
  387. case PTRACE_GETREGS:
  388. ret = ptrace_getregs(child, datap);
  389. break;
  390. case PTRACE_SETREGS:
  391. ret = ptrace_setregs(child, datap);
  392. break;
  393. case PTRACE_GETXTREGS:
  394. ret = ptrace_getxregs(child, datap);
  395. break;
  396. case PTRACE_SETXTREGS:
  397. ret = ptrace_setxregs(child, datap);
  398. break;
  399. #ifdef CONFIG_HAVE_HW_BREAKPOINT
  400. case PTRACE_GETHBPREGS:
  401. ret = ptrace_gethbpregs(child, addr, datap);
  402. break;
  403. case PTRACE_SETHBPREGS:
  404. ret = ptrace_sethbpregs(child, addr, datap);
  405. break;
  406. #endif
  407. default:
  408. ret = ptrace_request(child, request, addr, data);
  409. break;
  410. }
  411. return ret;
  412. }
  413. unsigned long do_syscall_trace_enter(struct pt_regs *regs)
  414. {
  415. if (test_thread_flag(TIF_SYSCALL_TRACE) &&
  416. tracehook_report_syscall_entry(regs))
  417. return -1;
  418. return regs->areg[2];
  419. }
  420. void do_syscall_trace_leave(struct pt_regs *regs)
  421. {
  422. int step;
  423. step = test_thread_flag(TIF_SINGLESTEP);
  424. if (step || test_thread_flag(TIF_SYSCALL_TRACE))
  425. tracehook_report_syscall_exit(regs, step);
  426. }