8250_lpss.c 9.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * 8250_lpss.c - Driver for UART on Intel Braswell and various other Intel SoCs
  4. *
  5. * Copyright (C) 2016 Intel Corporation
  6. * Author: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
  7. */
  8. #include <linux/bitops.h>
  9. #include <linux/module.h>
  10. #include <linux/pci.h>
  11. #include <linux/rational.h>
  12. #include <linux/dmaengine.h>
  13. #include <linux/dma/dw.h>
  14. #include "8250.h"
  15. #define PCI_DEVICE_ID_INTEL_QRK_UARTx 0x0936
  16. #define PCI_DEVICE_ID_INTEL_BYT_UART1 0x0f0a
  17. #define PCI_DEVICE_ID_INTEL_BYT_UART2 0x0f0c
  18. #define PCI_DEVICE_ID_INTEL_BSW_UART1 0x228a
  19. #define PCI_DEVICE_ID_INTEL_BSW_UART2 0x228c
  20. #define PCI_DEVICE_ID_INTEL_BDW_UART1 0x9ce3
  21. #define PCI_DEVICE_ID_INTEL_BDW_UART2 0x9ce4
  22. /* Intel LPSS specific registers */
  23. #define BYT_PRV_CLK 0x800
  24. #define BYT_PRV_CLK_EN BIT(0)
  25. #define BYT_PRV_CLK_M_VAL_SHIFT 1
  26. #define BYT_PRV_CLK_N_VAL_SHIFT 16
  27. #define BYT_PRV_CLK_UPDATE BIT(31)
  28. #define BYT_TX_OVF_INT 0x820
  29. #define BYT_TX_OVF_INT_MASK BIT(1)
  30. struct lpss8250;
  31. struct lpss8250_board {
  32. unsigned long freq;
  33. unsigned int base_baud;
  34. int (*setup)(struct lpss8250 *, struct uart_port *p);
  35. void (*exit)(struct lpss8250 *);
  36. };
  37. struct lpss8250 {
  38. int line;
  39. struct lpss8250_board *board;
  40. /* DMA parameters */
  41. struct uart_8250_dma dma;
  42. struct dw_dma_chip dma_chip;
  43. struct dw_dma_slave dma_param;
  44. u8 dma_maxburst;
  45. };
  46. static void byt_set_termios(struct uart_port *p, struct ktermios *termios,
  47. struct ktermios *old)
  48. {
  49. unsigned int baud = tty_termios_baud_rate(termios);
  50. struct lpss8250 *lpss = p->private_data;
  51. unsigned long fref = lpss->board->freq, fuart = baud * 16;
  52. unsigned long w = BIT(15) - 1;
  53. unsigned long m, n;
  54. u32 reg;
  55. /* Gracefully handle the B0 case: fall back to B9600 */
  56. fuart = fuart ? fuart : 9600 * 16;
  57. /* Get Fuart closer to Fref */
  58. fuart *= rounddown_pow_of_two(fref / fuart);
  59. /*
  60. * For baud rates 0.5M, 1M, 1.5M, 2M, 2.5M, 3M, 3.5M and 4M the
  61. * dividers must be adjusted.
  62. *
  63. * uartclk = (m / n) * 100 MHz, where m <= n
  64. */
  65. rational_best_approximation(fuart, fref, w, w, &m, &n);
  66. p->uartclk = fuart;
  67. /* Reset the clock */
  68. reg = (m << BYT_PRV_CLK_M_VAL_SHIFT) | (n << BYT_PRV_CLK_N_VAL_SHIFT);
  69. writel(reg, p->membase + BYT_PRV_CLK);
  70. reg |= BYT_PRV_CLK_EN | BYT_PRV_CLK_UPDATE;
  71. writel(reg, p->membase + BYT_PRV_CLK);
  72. p->status &= ~UPSTAT_AUTOCTS;
  73. if (termios->c_cflag & CRTSCTS)
  74. p->status |= UPSTAT_AUTOCTS;
  75. serial8250_do_set_termios(p, termios, old);
  76. }
  77. static unsigned int byt_get_mctrl(struct uart_port *port)
  78. {
  79. unsigned int ret = serial8250_do_get_mctrl(port);
  80. /* Force DCD and DSR signals to permanently be reported as active */
  81. ret |= TIOCM_CAR | TIOCM_DSR;
  82. return ret;
  83. }
  84. static int byt_serial_setup(struct lpss8250 *lpss, struct uart_port *port)
  85. {
  86. struct dw_dma_slave *param = &lpss->dma_param;
  87. struct uart_8250_port *up = up_to_u8250p(port);
  88. struct pci_dev *pdev = to_pci_dev(port->dev);
  89. unsigned int dma_devfn = PCI_DEVFN(PCI_SLOT(pdev->devfn), 0);
  90. struct pci_dev *dma_dev = pci_get_slot(pdev->bus, dma_devfn);
  91. switch (pdev->device) {
  92. case PCI_DEVICE_ID_INTEL_BYT_UART1:
  93. case PCI_DEVICE_ID_INTEL_BSW_UART1:
  94. case PCI_DEVICE_ID_INTEL_BDW_UART1:
  95. param->src_id = 3;
  96. param->dst_id = 2;
  97. break;
  98. case PCI_DEVICE_ID_INTEL_BYT_UART2:
  99. case PCI_DEVICE_ID_INTEL_BSW_UART2:
  100. case PCI_DEVICE_ID_INTEL_BDW_UART2:
  101. param->src_id = 5;
  102. param->dst_id = 4;
  103. break;
  104. default:
  105. return -EINVAL;
  106. }
  107. param->dma_dev = &dma_dev->dev;
  108. param->m_master = 0;
  109. param->p_master = 1;
  110. /* TODO: Detect FIFO size automaticaly for DesignWare 8250 */
  111. port->fifosize = 64;
  112. up->tx_loadsz = 64;
  113. lpss->dma_maxburst = 16;
  114. port->set_termios = byt_set_termios;
  115. port->get_mctrl = byt_get_mctrl;
  116. /* Disable TX counter interrupts */
  117. writel(BYT_TX_OVF_INT_MASK, port->membase + BYT_TX_OVF_INT);
  118. return 0;
  119. }
  120. #ifdef CONFIG_SERIAL_8250_DMA
  121. static const struct dw_dma_platform_data qrk_serial_dma_pdata = {
  122. .nr_channels = 2,
  123. .is_private = true,
  124. .chan_allocation_order = CHAN_ALLOCATION_ASCENDING,
  125. .chan_priority = CHAN_PRIORITY_ASCENDING,
  126. .block_size = 4095,
  127. .nr_masters = 1,
  128. .data_width = {4},
  129. .multi_block = {0},
  130. };
  131. static void qrk_serial_setup_dma(struct lpss8250 *lpss, struct uart_port *port)
  132. {
  133. struct uart_8250_dma *dma = &lpss->dma;
  134. struct dw_dma_chip *chip = &lpss->dma_chip;
  135. struct dw_dma_slave *param = &lpss->dma_param;
  136. struct pci_dev *pdev = to_pci_dev(port->dev);
  137. int ret;
  138. chip->dev = &pdev->dev;
  139. chip->irq = pci_irq_vector(pdev, 0);
  140. chip->regs = pci_ioremap_bar(pdev, 1);
  141. chip->pdata = &qrk_serial_dma_pdata;
  142. /* Falling back to PIO mode if DMA probing fails */
  143. ret = dw_dma_probe(chip);
  144. if (ret)
  145. return;
  146. pci_try_set_mwi(pdev);
  147. /* Special DMA address for UART */
  148. dma->rx_dma_addr = 0xfffff000;
  149. dma->tx_dma_addr = 0xfffff000;
  150. param->dma_dev = &pdev->dev;
  151. param->src_id = 0;
  152. param->dst_id = 1;
  153. param->hs_polarity = true;
  154. lpss->dma_maxburst = 8;
  155. }
  156. static void qrk_serial_exit_dma(struct lpss8250 *lpss)
  157. {
  158. struct dw_dma_slave *param = &lpss->dma_param;
  159. if (!param->dma_dev)
  160. return;
  161. dw_dma_remove(&lpss->dma_chip);
  162. }
  163. #else /* CONFIG_SERIAL_8250_DMA */
  164. static void qrk_serial_setup_dma(struct lpss8250 *lpss, struct uart_port *port) {}
  165. static void qrk_serial_exit_dma(struct lpss8250 *lpss) {}
  166. #endif /* !CONFIG_SERIAL_8250_DMA */
  167. static int qrk_serial_setup(struct lpss8250 *lpss, struct uart_port *port)
  168. {
  169. struct pci_dev *pdev = to_pci_dev(port->dev);
  170. int ret;
  171. pci_set_master(pdev);
  172. ret = pci_alloc_irq_vectors(pdev, 1, 1, PCI_IRQ_ALL_TYPES);
  173. if (ret < 0)
  174. return ret;
  175. port->irq = pci_irq_vector(pdev, 0);
  176. qrk_serial_setup_dma(lpss, port);
  177. return 0;
  178. }
  179. static void qrk_serial_exit(struct lpss8250 *lpss)
  180. {
  181. qrk_serial_exit_dma(lpss);
  182. }
  183. static bool lpss8250_dma_filter(struct dma_chan *chan, void *param)
  184. {
  185. struct dw_dma_slave *dws = param;
  186. if (dws->dma_dev != chan->device->dev)
  187. return false;
  188. chan->private = dws;
  189. return true;
  190. }
  191. static int lpss8250_dma_setup(struct lpss8250 *lpss, struct uart_8250_port *port)
  192. {
  193. struct uart_8250_dma *dma = &lpss->dma;
  194. struct dw_dma_slave *rx_param, *tx_param;
  195. struct device *dev = port->port.dev;
  196. if (!lpss->dma_param.dma_dev)
  197. return 0;
  198. rx_param = devm_kzalloc(dev, sizeof(*rx_param), GFP_KERNEL);
  199. if (!rx_param)
  200. return -ENOMEM;
  201. tx_param = devm_kzalloc(dev, sizeof(*tx_param), GFP_KERNEL);
  202. if (!tx_param)
  203. return -ENOMEM;
  204. *rx_param = lpss->dma_param;
  205. dma->rxconf.src_maxburst = lpss->dma_maxburst;
  206. *tx_param = lpss->dma_param;
  207. dma->txconf.dst_maxburst = lpss->dma_maxburst;
  208. dma->fn = lpss8250_dma_filter;
  209. dma->rx_param = rx_param;
  210. dma->tx_param = tx_param;
  211. port->dma = dma;
  212. return 0;
  213. }
  214. static int lpss8250_probe(struct pci_dev *pdev, const struct pci_device_id *id)
  215. {
  216. struct uart_8250_port uart;
  217. struct lpss8250 *lpss;
  218. int ret;
  219. ret = pcim_enable_device(pdev);
  220. if (ret)
  221. return ret;
  222. lpss = devm_kzalloc(&pdev->dev, sizeof(*lpss), GFP_KERNEL);
  223. if (!lpss)
  224. return -ENOMEM;
  225. lpss->board = (struct lpss8250_board *)id->driver_data;
  226. memset(&uart, 0, sizeof(struct uart_8250_port));
  227. uart.port.dev = &pdev->dev;
  228. uart.port.irq = pdev->irq;
  229. uart.port.private_data = lpss;
  230. uart.port.type = PORT_16550A;
  231. uart.port.iotype = UPIO_MEM;
  232. uart.port.regshift = 2;
  233. uart.port.uartclk = lpss->board->base_baud * 16;
  234. uart.port.flags = UPF_SHARE_IRQ | UPF_FIXED_PORT | UPF_FIXED_TYPE;
  235. uart.capabilities = UART_CAP_FIFO | UART_CAP_AFE;
  236. uart.port.mapbase = pci_resource_start(pdev, 0);
  237. uart.port.membase = pcim_iomap(pdev, 0, 0);
  238. if (!uart.port.membase)
  239. return -ENOMEM;
  240. ret = lpss->board->setup(lpss, &uart.port);
  241. if (ret)
  242. return ret;
  243. ret = lpss8250_dma_setup(lpss, &uart);
  244. if (ret)
  245. goto err_exit;
  246. ret = serial8250_register_8250_port(&uart);
  247. if (ret < 0)
  248. goto err_exit;
  249. lpss->line = ret;
  250. pci_set_drvdata(pdev, lpss);
  251. return 0;
  252. err_exit:
  253. if (lpss->board->exit)
  254. lpss->board->exit(lpss);
  255. return ret;
  256. }
  257. static void lpss8250_remove(struct pci_dev *pdev)
  258. {
  259. struct lpss8250 *lpss = pci_get_drvdata(pdev);
  260. serial8250_unregister_port(lpss->line);
  261. if (lpss->board->exit)
  262. lpss->board->exit(lpss);
  263. }
  264. static const struct lpss8250_board byt_board = {
  265. .freq = 100000000,
  266. .base_baud = 2764800,
  267. .setup = byt_serial_setup,
  268. };
  269. static const struct lpss8250_board qrk_board = {
  270. .freq = 44236800,
  271. .base_baud = 2764800,
  272. .setup = qrk_serial_setup,
  273. .exit = qrk_serial_exit,
  274. };
  275. #define LPSS_DEVICE(id, board) { PCI_VDEVICE(INTEL, id), (kernel_ulong_t)&board }
  276. static const struct pci_device_id pci_ids[] = {
  277. LPSS_DEVICE(PCI_DEVICE_ID_INTEL_QRK_UARTx, qrk_board),
  278. LPSS_DEVICE(PCI_DEVICE_ID_INTEL_BYT_UART1, byt_board),
  279. LPSS_DEVICE(PCI_DEVICE_ID_INTEL_BYT_UART2, byt_board),
  280. LPSS_DEVICE(PCI_DEVICE_ID_INTEL_BSW_UART1, byt_board),
  281. LPSS_DEVICE(PCI_DEVICE_ID_INTEL_BSW_UART2, byt_board),
  282. LPSS_DEVICE(PCI_DEVICE_ID_INTEL_BDW_UART1, byt_board),
  283. LPSS_DEVICE(PCI_DEVICE_ID_INTEL_BDW_UART2, byt_board),
  284. { },
  285. };
  286. MODULE_DEVICE_TABLE(pci, pci_ids);
  287. static struct pci_driver lpss8250_pci_driver = {
  288. .name = "8250_lpss",
  289. .id_table = pci_ids,
  290. .probe = lpss8250_probe,
  291. .remove = lpss8250_remove,
  292. };
  293. module_pci_driver(lpss8250_pci_driver);
  294. MODULE_AUTHOR("Intel Corporation");
  295. MODULE_LICENSE("GPL v2");
  296. MODULE_DESCRIPTION("Intel LPSS UART driver");