ar933x.dtsi 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2015-2016 Wills Wang <wills.wang@live.com>
  4. */
  5. #include <dt-bindings/interrupt-controller/irq.h>
  6. #include "skeleton.dtsi"
  7. / {
  8. compatible = "qca,ar933x";
  9. #address-cells = <1>;
  10. #size-cells = <1>;
  11. cpus {
  12. #address-cells = <1>;
  13. #size-cells = <0>;
  14. cpu@0 {
  15. device_type = "cpu";
  16. compatible = "mips,mips24Kc";
  17. reg = <0>;
  18. };
  19. };
  20. clocks {
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. ranges;
  24. xtal: xtal {
  25. #clock-cells = <0>;
  26. compatible = "fixed-clock";
  27. clock-output-names = "xtal";
  28. };
  29. };
  30. pinctrl {
  31. u-boot,dm-pre-reloc;
  32. compatible = "qca,ar933x-pinctrl";
  33. ranges;
  34. #address-cells = <1>;
  35. #size-cells = <1>;
  36. reg = <0x18040000 0x100>;
  37. };
  38. ahb {
  39. compatible = "simple-bus";
  40. ranges;
  41. #address-cells = <1>;
  42. #size-cells = <1>;
  43. apb {
  44. compatible = "simple-bus";
  45. ranges;
  46. #address-cells = <1>;
  47. #size-cells = <1>;
  48. ehci0: ehci@1b000100 {
  49. compatible = "generic-ehci";
  50. reg = <0x1b000100 0x100>;
  51. status = "disabled";
  52. };
  53. uart0: uart@18020000 {
  54. compatible = "qca,ar9330-uart";
  55. reg = <0x18020000 0x20>;
  56. interrupts = <128 IRQ_TYPE_LEVEL_HIGH>;
  57. status = "disabled";
  58. };
  59. gmac0: eth@0x19000000 {
  60. compatible = "qca,ag933x-mac";
  61. reg = <0x19000000 0x200>;
  62. phy = <&phy0>;
  63. phy-mode = "rmii";
  64. status = "disabled";
  65. mdio {
  66. #address-cells = <1>;
  67. #size-cells = <0>;
  68. phy0: ethernet-phy@0 {
  69. reg = <0>;
  70. };
  71. };
  72. };
  73. gmac1: eth@0x1a000000 {
  74. compatible = "qca,ag933x-mac";
  75. reg = <0x1a000000 0x200>;
  76. phy = <&phy0>;
  77. phy-mode = "rgmii";
  78. status = "disabled";
  79. };
  80. };
  81. spi0: spi@1f000000 {
  82. compatible = "qca,ar7100-spi";
  83. reg = <0x1f000000 0x10>;
  84. interrupts = <129 IRQ_TYPE_LEVEL_HIGH>;
  85. status = "disabled";
  86. #address-cells = <1>;
  87. #size-cells = <0>;
  88. };
  89. };
  90. };