qca953x.dtsi 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2015-2016 Wills Wang <wills.wang@live.com>
  4. */
  5. #include <dt-bindings/interrupt-controller/irq.h>
  6. #include "skeleton.dtsi"
  7. / {
  8. compatible = "qca,qca953x";
  9. #address-cells = <1>;
  10. #size-cells = <1>;
  11. cpus {
  12. #address-cells = <1>;
  13. #size-cells = <0>;
  14. cpu@0 {
  15. device_type = "cpu";
  16. compatible = "mips,mips24Kc";
  17. reg = <0>;
  18. };
  19. };
  20. clocks {
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. ranges;
  24. xtal: xtal {
  25. #clock-cells = <0>;
  26. compatible = "fixed-clock";
  27. clock-output-names = "xtal";
  28. };
  29. };
  30. pinctrl {
  31. u-boot,dm-pre-reloc;
  32. compatible = "qca,qca953x-pinctrl";
  33. ranges;
  34. #address-cells = <1>;
  35. #size-cells = <1>;
  36. reg = <0x18040000 0x100>;
  37. };
  38. ahb {
  39. compatible = "simple-bus";
  40. ranges;
  41. #address-cells = <1>;
  42. #size-cells = <1>;
  43. apb {
  44. compatible = "simple-bus";
  45. ranges;
  46. #address-cells = <1>;
  47. #size-cells = <1>;
  48. uart0: uart@18020000 {
  49. compatible = "ns16550";
  50. reg = <0x18020000 0x20>;
  51. reg-shift = <2>;
  52. clock-frequency = <25000000>;
  53. interrupts = <128 IRQ_TYPE_LEVEL_HIGH>;
  54. status = "disabled";
  55. };
  56. };
  57. spi0: spi@1f000000 {
  58. compatible = "qca,ar7100-spi";
  59. reg = <0x1f000000 0x10>;
  60. interrupts = <129 IRQ_TYPE_LEVEL_HIGH>;
  61. status = "disabled";
  62. #address-cells = <1>;
  63. #size-cells = <0>;
  64. };
  65. };
  66. };