x86_init.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160
  1. /*
  2. * Copyright (C) 2009 Thomas Gleixner <tglx@linutronix.de>
  3. *
  4. * For licencing details see kernel-base/COPYING
  5. */
  6. #include <linux/init.h>
  7. #include <linux/ioport.h>
  8. #include <linux/export.h>
  9. #include <linux/pci.h>
  10. #include <asm/acpi.h>
  11. #include <asm/bios_ebda.h>
  12. #include <asm/paravirt.h>
  13. #include <asm/pci_x86.h>
  14. #include <asm/mpspec.h>
  15. #include <asm/setup.h>
  16. #include <asm/apic.h>
  17. #include <asm/e820/api.h>
  18. #include <asm/time.h>
  19. #include <asm/irq.h>
  20. #include <asm/io_apic.h>
  21. #include <asm/hpet.h>
  22. #include <asm/pat.h>
  23. #include <asm/tsc.h>
  24. #include <asm/iommu.h>
  25. #include <asm/mach_traps.h>
  26. void x86_init_noop(void) { }
  27. void __init x86_init_uint_noop(unsigned int unused) { }
  28. static int __init iommu_init_noop(void) { return 0; }
  29. static void iommu_shutdown_noop(void) { }
  30. static bool __init bool_x86_init_noop(void) { return false; }
  31. static void x86_op_int_noop(int cpu) { }
  32. static u64 u64_x86_init_noop(void) { return 0; }
  33. /*
  34. * The platform setup functions are preset with the default functions
  35. * for standard PC hardware.
  36. */
  37. struct x86_init_ops x86_init __initdata = {
  38. .resources = {
  39. .probe_roms = probe_roms,
  40. .reserve_resources = reserve_standard_io_resources,
  41. .memory_setup = e820__memory_setup_default,
  42. },
  43. .mpparse = {
  44. .mpc_record = x86_init_uint_noop,
  45. .setup_ioapic_ids = x86_init_noop,
  46. .mpc_apic_id = default_mpc_apic_id,
  47. .smp_read_mpc_oem = default_smp_read_mpc_oem,
  48. .mpc_oem_bus_info = default_mpc_oem_bus_info,
  49. .find_smp_config = default_find_smp_config,
  50. .get_smp_config = default_get_smp_config,
  51. },
  52. .irqs = {
  53. .pre_vector_init = init_ISA_irqs,
  54. .intr_init = native_init_IRQ,
  55. .trap_init = x86_init_noop,
  56. .intr_mode_init = apic_intr_mode_init
  57. },
  58. .oem = {
  59. .arch_setup = x86_init_noop,
  60. .banner = default_banner,
  61. },
  62. .paging = {
  63. .pagetable_init = native_pagetable_init,
  64. },
  65. .timers = {
  66. .setup_percpu_clockev = setup_boot_APIC_clock,
  67. .timer_init = hpet_time_init,
  68. .wallclock_init = x86_init_noop,
  69. },
  70. .iommu = {
  71. .iommu_init = iommu_init_noop,
  72. },
  73. .pci = {
  74. .init = x86_default_pci_init,
  75. .init_irq = x86_default_pci_init_irq,
  76. .fixup_irqs = x86_default_pci_fixup_irqs,
  77. },
  78. .hyper = {
  79. .init_platform = x86_init_noop,
  80. .guest_late_init = x86_init_noop,
  81. .x2apic_available = bool_x86_init_noop,
  82. .init_mem_mapping = x86_init_noop,
  83. .init_after_bootmem = x86_init_noop,
  84. },
  85. .acpi = {
  86. .get_root_pointer = u64_x86_init_noop,
  87. .reduced_hw_early_init = acpi_generic_reduced_hw_init,
  88. },
  89. };
  90. struct x86_cpuinit_ops x86_cpuinit = {
  91. .early_percpu_clock_init = x86_init_noop,
  92. .setup_percpu_clockev = setup_secondary_APIC_clock,
  93. };
  94. static void default_nmi_init(void) { };
  95. struct x86_platform_ops x86_platform __ro_after_init = {
  96. .calibrate_cpu = native_calibrate_cpu_early,
  97. .calibrate_tsc = native_calibrate_tsc,
  98. .get_wallclock = mach_get_cmos_time,
  99. .set_wallclock = mach_set_rtc_mmss,
  100. .iommu_shutdown = iommu_shutdown_noop,
  101. .is_untracked_pat_range = is_ISA_range,
  102. .nmi_init = default_nmi_init,
  103. .get_nmi_reason = default_get_nmi_reason,
  104. .save_sched_clock_state = tsc_save_sched_clock_state,
  105. .restore_sched_clock_state = tsc_restore_sched_clock_state,
  106. .hyper.pin_vcpu = x86_op_int_noop,
  107. };
  108. EXPORT_SYMBOL_GPL(x86_platform);
  109. #if defined(CONFIG_PCI_MSI)
  110. struct x86_msi_ops x86_msi __ro_after_init = {
  111. .setup_msi_irqs = native_setup_msi_irqs,
  112. .teardown_msi_irq = native_teardown_msi_irq,
  113. .teardown_msi_irqs = default_teardown_msi_irqs,
  114. .restore_msi_irqs = default_restore_msi_irqs,
  115. };
  116. /* MSI arch specific hooks */
  117. int arch_setup_msi_irqs(struct pci_dev *dev, int nvec, int type)
  118. {
  119. return x86_msi.setup_msi_irqs(dev, nvec, type);
  120. }
  121. void arch_teardown_msi_irqs(struct pci_dev *dev)
  122. {
  123. x86_msi.teardown_msi_irqs(dev);
  124. }
  125. void arch_teardown_msi_irq(unsigned int irq)
  126. {
  127. x86_msi.teardown_msi_irq(irq);
  128. }
  129. void arch_restore_msi_irqs(struct pci_dev *dev)
  130. {
  131. x86_msi.restore_msi_irqs(dev);
  132. }
  133. #endif
  134. struct x86_apic_ops x86_apic_ops __ro_after_init = {
  135. .io_apic_read = native_io_apic_read,
  136. .restore = native_restore_boot_irq_mode,
  137. };