ad7766.c 7.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326
  1. /*
  2. * AD7766/AD7767 SPI ADC driver
  3. *
  4. * Copyright 2016 Analog Devices Inc.
  5. *
  6. * Licensed under the GPL-2 or later.
  7. */
  8. #include <linux/clk.h>
  9. #include <linux/delay.h>
  10. #include <linux/device.h>
  11. #include <linux/err.h>
  12. #include <linux/gpio/consumer.h>
  13. #include <linux/module.h>
  14. #include <linux/regulator/consumer.h>
  15. #include <linux/slab.h>
  16. #include <linux/spi/spi.h>
  17. #include <linux/iio/iio.h>
  18. #include <linux/iio/buffer.h>
  19. #include <linux/iio/trigger.h>
  20. #include <linux/iio/trigger_consumer.h>
  21. #include <linux/iio/triggered_buffer.h>
  22. struct ad7766_chip_info {
  23. unsigned int decimation_factor;
  24. };
  25. enum {
  26. AD7766_SUPPLY_AVDD = 0,
  27. AD7766_SUPPLY_DVDD = 1,
  28. AD7766_SUPPLY_VREF = 2,
  29. AD7766_NUM_SUPPLIES = 3
  30. };
  31. struct ad7766 {
  32. const struct ad7766_chip_info *chip_info;
  33. struct spi_device *spi;
  34. struct clk *mclk;
  35. struct gpio_desc *pd_gpio;
  36. struct regulator_bulk_data reg[AD7766_NUM_SUPPLIES];
  37. struct iio_trigger *trig;
  38. struct spi_transfer xfer;
  39. struct spi_message msg;
  40. /*
  41. * DMA (thus cache coherency maintenance) requires the
  42. * transfer buffers to live in their own cache lines.
  43. * Make the buffer large enough for one 24 bit sample and one 64 bit
  44. * aligned 64 bit timestamp.
  45. */
  46. unsigned char data[ALIGN(3, sizeof(s64)) + sizeof(s64)]
  47. ____cacheline_aligned;
  48. };
  49. /*
  50. * AD7766 and AD7767 variations are interface compatible, the main difference is
  51. * analog performance. Both parts will use the same ID.
  52. */
  53. enum ad7766_device_ids {
  54. ID_AD7766,
  55. ID_AD7766_1,
  56. ID_AD7766_2,
  57. };
  58. static irqreturn_t ad7766_trigger_handler(int irq, void *p)
  59. {
  60. struct iio_poll_func *pf = p;
  61. struct iio_dev *indio_dev = pf->indio_dev;
  62. struct ad7766 *ad7766 = iio_priv(indio_dev);
  63. int ret;
  64. ret = spi_sync(ad7766->spi, &ad7766->msg);
  65. if (ret < 0)
  66. goto done;
  67. iio_push_to_buffers_with_timestamp(indio_dev, ad7766->data,
  68. pf->timestamp);
  69. done:
  70. iio_trigger_notify_done(indio_dev->trig);
  71. return IRQ_HANDLED;
  72. }
  73. static int ad7766_preenable(struct iio_dev *indio_dev)
  74. {
  75. struct ad7766 *ad7766 = iio_priv(indio_dev);
  76. int ret;
  77. ret = regulator_bulk_enable(ARRAY_SIZE(ad7766->reg), ad7766->reg);
  78. if (ret < 0) {
  79. dev_err(&ad7766->spi->dev, "Failed to enable supplies: %d\n",
  80. ret);
  81. return ret;
  82. }
  83. ret = clk_prepare_enable(ad7766->mclk);
  84. if (ret < 0) {
  85. dev_err(&ad7766->spi->dev, "Failed to enable MCLK: %d\n", ret);
  86. regulator_bulk_disable(ARRAY_SIZE(ad7766->reg), ad7766->reg);
  87. return ret;
  88. }
  89. gpiod_set_value(ad7766->pd_gpio, 0);
  90. return 0;
  91. }
  92. static int ad7766_postdisable(struct iio_dev *indio_dev)
  93. {
  94. struct ad7766 *ad7766 = iio_priv(indio_dev);
  95. gpiod_set_value(ad7766->pd_gpio, 1);
  96. /*
  97. * The PD pin is synchronous to the clock, so give it some time to
  98. * notice the change before we disable the clock.
  99. */
  100. msleep(20);
  101. clk_disable_unprepare(ad7766->mclk);
  102. regulator_bulk_disable(ARRAY_SIZE(ad7766->reg), ad7766->reg);
  103. return 0;
  104. }
  105. static int ad7766_read_raw(struct iio_dev *indio_dev,
  106. const struct iio_chan_spec *chan, int *val, int *val2, long info)
  107. {
  108. struct ad7766 *ad7766 = iio_priv(indio_dev);
  109. struct regulator *vref = ad7766->reg[AD7766_SUPPLY_VREF].consumer;
  110. int scale_uv;
  111. switch (info) {
  112. case IIO_CHAN_INFO_SCALE:
  113. scale_uv = regulator_get_voltage(vref);
  114. if (scale_uv < 0)
  115. return scale_uv;
  116. *val = scale_uv / 1000;
  117. *val2 = chan->scan_type.realbits;
  118. return IIO_VAL_FRACTIONAL_LOG2;
  119. case IIO_CHAN_INFO_SAMP_FREQ:
  120. *val = clk_get_rate(ad7766->mclk) /
  121. ad7766->chip_info->decimation_factor;
  122. return IIO_VAL_INT;
  123. }
  124. return -EINVAL;
  125. }
  126. static const struct iio_chan_spec ad7766_channels[] = {
  127. {
  128. .type = IIO_VOLTAGE,
  129. .indexed = 1,
  130. .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE),
  131. .info_mask_shared_by_all = BIT(IIO_CHAN_INFO_SAMP_FREQ),
  132. .scan_type = {
  133. .sign = 's',
  134. .realbits = 24,
  135. .storagebits = 32,
  136. .endianness = IIO_BE,
  137. },
  138. },
  139. IIO_CHAN_SOFT_TIMESTAMP(1),
  140. };
  141. static const struct ad7766_chip_info ad7766_chip_info[] = {
  142. [ID_AD7766] = {
  143. .decimation_factor = 8,
  144. },
  145. [ID_AD7766_1] = {
  146. .decimation_factor = 16,
  147. },
  148. [ID_AD7766_2] = {
  149. .decimation_factor = 32,
  150. },
  151. };
  152. static const struct iio_buffer_setup_ops ad7766_buffer_setup_ops = {
  153. .preenable = &ad7766_preenable,
  154. .postenable = &iio_triggered_buffer_postenable,
  155. .predisable = &iio_triggered_buffer_predisable,
  156. .postdisable = &ad7766_postdisable,
  157. };
  158. static const struct iio_info ad7766_info = {
  159. .read_raw = &ad7766_read_raw,
  160. };
  161. static irqreturn_t ad7766_irq(int irq, void *private)
  162. {
  163. iio_trigger_poll(private);
  164. return IRQ_HANDLED;
  165. }
  166. static int ad7766_set_trigger_state(struct iio_trigger *trig, bool enable)
  167. {
  168. struct ad7766 *ad7766 = iio_trigger_get_drvdata(trig);
  169. if (enable)
  170. enable_irq(ad7766->spi->irq);
  171. else
  172. disable_irq(ad7766->spi->irq);
  173. return 0;
  174. }
  175. static const struct iio_trigger_ops ad7766_trigger_ops = {
  176. .set_trigger_state = ad7766_set_trigger_state,
  177. .validate_device = iio_trigger_validate_own_device,
  178. };
  179. static int ad7766_probe(struct spi_device *spi)
  180. {
  181. const struct spi_device_id *id = spi_get_device_id(spi);
  182. struct iio_dev *indio_dev;
  183. struct ad7766 *ad7766;
  184. int ret;
  185. indio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*ad7766));
  186. if (!indio_dev)
  187. return -ENOMEM;
  188. ad7766 = iio_priv(indio_dev);
  189. ad7766->chip_info = &ad7766_chip_info[id->driver_data];
  190. ad7766->mclk = devm_clk_get(&spi->dev, "mclk");
  191. if (IS_ERR(ad7766->mclk))
  192. return PTR_ERR(ad7766->mclk);
  193. ad7766->reg[AD7766_SUPPLY_AVDD].supply = "avdd";
  194. ad7766->reg[AD7766_SUPPLY_DVDD].supply = "dvdd";
  195. ad7766->reg[AD7766_SUPPLY_VREF].supply = "vref";
  196. ret = devm_regulator_bulk_get(&spi->dev, ARRAY_SIZE(ad7766->reg),
  197. ad7766->reg);
  198. if (ret)
  199. return ret;
  200. ad7766->pd_gpio = devm_gpiod_get_optional(&spi->dev, "powerdown",
  201. GPIOD_OUT_HIGH);
  202. if (IS_ERR(ad7766->pd_gpio))
  203. return PTR_ERR(ad7766->pd_gpio);
  204. indio_dev->dev.parent = &spi->dev;
  205. indio_dev->name = spi_get_device_id(spi)->name;
  206. indio_dev->modes = INDIO_DIRECT_MODE;
  207. indio_dev->channels = ad7766_channels;
  208. indio_dev->num_channels = ARRAY_SIZE(ad7766_channels);
  209. indio_dev->info = &ad7766_info;
  210. if (spi->irq > 0) {
  211. ad7766->trig = devm_iio_trigger_alloc(&spi->dev, "%s-dev%d",
  212. indio_dev->name, indio_dev->id);
  213. if (!ad7766->trig)
  214. return -ENOMEM;
  215. ad7766->trig->ops = &ad7766_trigger_ops;
  216. ad7766->trig->dev.parent = &spi->dev;
  217. iio_trigger_set_drvdata(ad7766->trig, ad7766);
  218. ret = devm_request_irq(&spi->dev, spi->irq, ad7766_irq,
  219. IRQF_TRIGGER_FALLING, dev_name(&spi->dev),
  220. ad7766->trig);
  221. if (ret < 0)
  222. return ret;
  223. /*
  224. * The device generates interrupts as long as it is powered up.
  225. * Some platforms might not allow the option to power it down so
  226. * disable the interrupt to avoid extra load on the system
  227. */
  228. disable_irq(spi->irq);
  229. ret = devm_iio_trigger_register(&spi->dev, ad7766->trig);
  230. if (ret)
  231. return ret;
  232. }
  233. spi_set_drvdata(spi, indio_dev);
  234. ad7766->spi = spi;
  235. /* First byte always 0 */
  236. ad7766->xfer.rx_buf = &ad7766->data[1];
  237. ad7766->xfer.len = 3;
  238. spi_message_init(&ad7766->msg);
  239. spi_message_add_tail(&ad7766->xfer, &ad7766->msg);
  240. ret = devm_iio_triggered_buffer_setup(&spi->dev, indio_dev,
  241. &iio_pollfunc_store_time, &ad7766_trigger_handler,
  242. &ad7766_buffer_setup_ops);
  243. if (ret)
  244. return ret;
  245. ret = devm_iio_device_register(&spi->dev, indio_dev);
  246. if (ret)
  247. return ret;
  248. return 0;
  249. }
  250. static const struct spi_device_id ad7766_id[] = {
  251. {"ad7766", ID_AD7766},
  252. {"ad7766-1", ID_AD7766_1},
  253. {"ad7766-2", ID_AD7766_2},
  254. {"ad7767", ID_AD7766},
  255. {"ad7767-1", ID_AD7766_1},
  256. {"ad7767-2", ID_AD7766_2},
  257. {}
  258. };
  259. MODULE_DEVICE_TABLE(spi, ad7766_id);
  260. static struct spi_driver ad7766_driver = {
  261. .driver = {
  262. .name = "ad7766",
  263. },
  264. .probe = ad7766_probe,
  265. .id_table = ad7766_id,
  266. };
  267. module_spi_driver(ad7766_driver);
  268. MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
  269. MODULE_DESCRIPTION("Analog Devices AD7766 and AD7767 ADCs driver support");
  270. MODULE_LICENSE("GPL v2");