qcom,spmi-clkdiv.txt 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. Qualcomm Technologies, Inc. SPMI PMIC clock divider (clkdiv)
  2. clkdiv configures the clock frequency of a set of outputs on the PMIC.
  3. These clocks are typically wired through alternate functions on
  4. gpio pins.
  5. =======================
  6. Properties
  7. =======================
  8. - compatible
  9. Usage: required
  10. Value type: <string>
  11. Definition: must be "qcom,spmi-clkdiv".
  12. - reg
  13. Usage: required
  14. Value type: <prop-encoded-array>
  15. Definition: base address of CLKDIV peripherals.
  16. - qcom,num-clkdivs
  17. Usage: required
  18. Value type: <u32>
  19. Definition: number of CLKDIV peripherals.
  20. - clocks:
  21. Usage: required
  22. Value type: <prop-encoded-array>
  23. Definition: reference to the xo clock.
  24. - clock-names:
  25. Usage: required
  26. Value type: <stringlist>
  27. Definition: must be "xo".
  28. - #clock-cells:
  29. Usage: required
  30. Value type: <u32>
  31. Definition: shall contain 1.
  32. =======
  33. Example
  34. =======
  35. pm8998_clk_divs: clock-controller@5b00 {
  36. compatible = "qcom,spmi-clkdiv";
  37. reg = <0x5b00>;
  38. #clock-cells = <1>;
  39. qcom,num-clkdivs = <3>;
  40. clocks = <&xo_board>;
  41. clock-names = "xo";
  42. assigned-clocks = <&pm8998_clk_divs 1>,
  43. <&pm8998_clk_divs 2>,
  44. <&pm8998_clk_divs 3>;
  45. assigned-clock-rates = <9600000>,
  46. <9600000>,
  47. <9600000>;
  48. };