dma.h 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. /*
  2. * Copyright (C) 2016 Felix Fietkau <nbd@nbd.name>
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef __MT76_DMA_H
  17. #define __MT76_DMA_H
  18. #define MT_RING_SIZE 0x10
  19. #define MT_DMA_CTL_SD_LEN1 GENMASK(13, 0)
  20. #define MT_DMA_CTL_LAST_SEC1 BIT(14)
  21. #define MT_DMA_CTL_BURST BIT(15)
  22. #define MT_DMA_CTL_SD_LEN0 GENMASK(29, 16)
  23. #define MT_DMA_CTL_LAST_SEC0 BIT(30)
  24. #define MT_DMA_CTL_DMA_DONE BIT(31)
  25. #define MT_TXD_INFO_LEN GENMASK(15, 0)
  26. #define MT_TXD_INFO_NEXT_VLD BIT(16)
  27. #define MT_TXD_INFO_TX_BURST BIT(17)
  28. #define MT_TXD_INFO_80211 BIT(19)
  29. #define MT_TXD_INFO_TSO BIT(20)
  30. #define MT_TXD_INFO_CSO BIT(21)
  31. #define MT_TXD_INFO_WIV BIT(24)
  32. #define MT_TXD_INFO_QSEL GENMASK(26, 25)
  33. #define MT_TXD_INFO_DPORT GENMASK(29, 27)
  34. #define MT_TXD_INFO_TYPE GENMASK(31, 30)
  35. #define MT_RX_FCE_INFO_LEN GENMASK(13, 0)
  36. #define MT_RX_FCE_INFO_SELF_GEN BIT(15)
  37. #define MT_RX_FCE_INFO_CMD_SEQ GENMASK(19, 16)
  38. #define MT_RX_FCE_INFO_EVT_TYPE GENMASK(23, 20)
  39. #define MT_RX_FCE_INFO_PCIE_INTR BIT(24)
  40. #define MT_RX_FCE_INFO_QSEL GENMASK(26, 25)
  41. #define MT_RX_FCE_INFO_D_PORT GENMASK(29, 27)
  42. #define MT_RX_FCE_INFO_TYPE GENMASK(31, 30)
  43. /* MCU request message header */
  44. #define MT_MCU_MSG_LEN GENMASK(15, 0)
  45. #define MT_MCU_MSG_CMD_SEQ GENMASK(19, 16)
  46. #define MT_MCU_MSG_CMD_TYPE GENMASK(26, 20)
  47. #define MT_MCU_MSG_PORT GENMASK(29, 27)
  48. #define MT_MCU_MSG_TYPE GENMASK(31, 30)
  49. #define MT_MCU_MSG_TYPE_CMD BIT(30)
  50. #define MT_DMA_HDR_LEN 4
  51. #define MT_RX_INFO_LEN 4
  52. #define MT_FCE_INFO_LEN 4
  53. #define MT_RX_RXWI_LEN 32
  54. struct mt76_desc {
  55. __le32 buf0;
  56. __le32 ctrl;
  57. __le32 buf1;
  58. __le32 info;
  59. } __packed __aligned(4);
  60. enum dma_msg_port {
  61. WLAN_PORT,
  62. CPU_RX_PORT,
  63. CPU_TX_PORT,
  64. HOST_PORT,
  65. VIRTUAL_CPU_RX_PORT,
  66. VIRTUAL_CPU_TX_PORT,
  67. DISCARD,
  68. };
  69. int mt76_dma_attach(struct mt76_dev *dev);
  70. void mt76_dma_cleanup(struct mt76_dev *dev);
  71. #endif