123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899 |
- [
- {
- "EventCode": "0x14",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "ARITH.CYCLES_DIV_BUSY",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles the divider is busy"
- },
- {
- "EventCode": "0x14",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "ARITH.DIV",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Divide Operations executed",
- "CounterMask": "1",
- "EdgeDetect": "1"
- },
- {
- "EventCode": "0x14",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "ARITH.MUL",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Multiply operations executed"
- },
- {
- "EventCode": "0xE6",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "BACLEAR.BAD_TARGET",
- "SampleAfterValue": "2000000",
- "BriefDescription": "BACLEAR asserted with bad target address"
- },
- {
- "EventCode": "0xE6",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "BACLEAR.CLEAR",
- "SampleAfterValue": "2000000",
- "BriefDescription": "BACLEAR asserted, regardless of cause "
- },
- {
- "EventCode": "0xA7",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "BACLEAR_FORCE_IQ",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Instruction queue forced BACLEAR"
- },
- {
- "EventCode": "0xE0",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "BR_INST_DECODED",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Branch instructions decoded"
- },
- {
- "EventCode": "0x88",
- "Counter": "0,1,2,3",
- "UMask": "0x7f",
- "EventName": "BR_INST_EXEC.ANY",
- "SampleAfterValue": "200000",
- "BriefDescription": "Branch instructions executed"
- },
- {
- "EventCode": "0x88",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "BR_INST_EXEC.COND",
- "SampleAfterValue": "200000",
- "BriefDescription": "Conditional branch instructions executed"
- },
- {
- "EventCode": "0x88",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "BR_INST_EXEC.DIRECT",
- "SampleAfterValue": "200000",
- "BriefDescription": "Unconditional branches executed"
- },
- {
- "EventCode": "0x88",
- "Counter": "0,1,2,3",
- "UMask": "0x10",
- "EventName": "BR_INST_EXEC.DIRECT_NEAR_CALL",
- "SampleAfterValue": "20000",
- "BriefDescription": "Unconditional call branches executed"
- },
- {
- "EventCode": "0x88",
- "Counter": "0,1,2,3",
- "UMask": "0x20",
- "EventName": "BR_INST_EXEC.INDIRECT_NEAR_CALL",
- "SampleAfterValue": "20000",
- "BriefDescription": "Indirect call branches executed"
- },
- {
- "EventCode": "0x88",
- "Counter": "0,1,2,3",
- "UMask": "0x4",
- "EventName": "BR_INST_EXEC.INDIRECT_NON_CALL",
- "SampleAfterValue": "20000",
- "BriefDescription": "Indirect non call branches executed"
- },
- {
- "EventCode": "0x88",
- "Counter": "0,1,2,3",
- "UMask": "0x30",
- "EventName": "BR_INST_EXEC.NEAR_CALLS",
- "SampleAfterValue": "20000",
- "BriefDescription": "Call branches executed"
- },
- {
- "EventCode": "0x88",
- "Counter": "0,1,2,3",
- "UMask": "0x7",
- "EventName": "BR_INST_EXEC.NON_CALLS",
- "SampleAfterValue": "200000",
- "BriefDescription": "All non call branches executed"
- },
- {
- "EventCode": "0x88",
- "Counter": "0,1,2,3",
- "UMask": "0x8",
- "EventName": "BR_INST_EXEC.RETURN_NEAR",
- "SampleAfterValue": "20000",
- "BriefDescription": "Indirect return branches executed"
- },
- {
- "EventCode": "0x88",
- "Counter": "0,1,2,3",
- "UMask": "0x40",
- "EventName": "BR_INST_EXEC.TAKEN",
- "SampleAfterValue": "200000",
- "BriefDescription": "Taken branches executed"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC4",
- "Counter": "0,1,2,3",
- "UMask": "0x4",
- "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
- "SampleAfterValue": "200000",
- "BriefDescription": "Retired branch instructions (Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC4",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "BR_INST_RETIRED.CONDITIONAL",
- "SampleAfterValue": "200000",
- "BriefDescription": "Retired conditional branch instructions (Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC4",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "BR_INST_RETIRED.NEAR_CALL",
- "SampleAfterValue": "20000",
- "BriefDescription": "Retired near call instructions (Precise Event)"
- },
- {
- "EventCode": "0x89",
- "Counter": "0,1,2,3",
- "UMask": "0x7f",
- "EventName": "BR_MISP_EXEC.ANY",
- "SampleAfterValue": "20000",
- "BriefDescription": "Mispredicted branches executed"
- },
- {
- "EventCode": "0x89",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "BR_MISP_EXEC.COND",
- "SampleAfterValue": "20000",
- "BriefDescription": "Mispredicted conditional branches executed"
- },
- {
- "EventCode": "0x89",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "BR_MISP_EXEC.DIRECT",
- "SampleAfterValue": "20000",
- "BriefDescription": "Mispredicted unconditional branches executed"
- },
- {
- "EventCode": "0x89",
- "Counter": "0,1,2,3",
- "UMask": "0x10",
- "EventName": "BR_MISP_EXEC.DIRECT_NEAR_CALL",
- "SampleAfterValue": "2000",
- "BriefDescription": "Mispredicted non call branches executed"
- },
- {
- "EventCode": "0x89",
- "Counter": "0,1,2,3",
- "UMask": "0x20",
- "EventName": "BR_MISP_EXEC.INDIRECT_NEAR_CALL",
- "SampleAfterValue": "2000",
- "BriefDescription": "Mispredicted indirect call branches executed"
- },
- {
- "EventCode": "0x89",
- "Counter": "0,1,2,3",
- "UMask": "0x4",
- "EventName": "BR_MISP_EXEC.INDIRECT_NON_CALL",
- "SampleAfterValue": "2000",
- "BriefDescription": "Mispredicted indirect non call branches executed"
- },
- {
- "EventCode": "0x89",
- "Counter": "0,1,2,3",
- "UMask": "0x30",
- "EventName": "BR_MISP_EXEC.NEAR_CALLS",
- "SampleAfterValue": "2000",
- "BriefDescription": "Mispredicted call branches executed"
- },
- {
- "EventCode": "0x89",
- "Counter": "0,1,2,3",
- "UMask": "0x7",
- "EventName": "BR_MISP_EXEC.NON_CALLS",
- "SampleAfterValue": "20000",
- "BriefDescription": "Mispredicted non call branches executed"
- },
- {
- "EventCode": "0x89",
- "Counter": "0,1,2,3",
- "UMask": "0x8",
- "EventName": "BR_MISP_EXEC.RETURN_NEAR",
- "SampleAfterValue": "2000",
- "BriefDescription": "Mispredicted return branches executed"
- },
- {
- "EventCode": "0x89",
- "Counter": "0,1,2,3",
- "UMask": "0x40",
- "EventName": "BR_MISP_EXEC.TAKEN",
- "SampleAfterValue": "20000",
- "BriefDescription": "Mispredicted taken branches executed"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC5",
- "Counter": "0,1,2,3",
- "UMask": "0x4",
- "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
- "SampleAfterValue": "20000",
- "BriefDescription": "Mispredicted retired branch instructions (Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC5",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "BR_MISP_RETIRED.CONDITIONAL",
- "SampleAfterValue": "20000",
- "BriefDescription": "Mispredicted conditional retired branches (Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC5",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "BR_MISP_RETIRED.NEAR_CALL",
- "SampleAfterValue": "2000",
- "BriefDescription": "Mispredicted near retired calls (Precise Event)"
- },
- {
- "EventCode": "0x0",
- "Counter": "Fixed counter 3",
- "UMask": "0x0",
- "EventName": "CPU_CLK_UNHALTED.REF",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Reference cycles when thread is not halted (fixed counter)"
- },
- {
- "EventCode": "0x3C",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "CPU_CLK_UNHALTED.REF_P",
- "SampleAfterValue": "100000",
- "BriefDescription": "Reference base clock (133 Mhz) cycles when thread is not halted (programmable counter)"
- },
- {
- "EventCode": "0x0",
- "Counter": "Fixed counter 2",
- "UMask": "0x0",
- "EventName": "CPU_CLK_UNHALTED.THREAD",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles when thread is not halted (fixed counter)"
- },
- {
- "EventCode": "0x3C",
- "Counter": "0,1,2,3",
- "UMask": "0x0",
- "EventName": "CPU_CLK_UNHALTED.THREAD_P",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles when thread is not halted (programmable counter)"
- },
- {
- "EventCode": "0x3C",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x0",
- "EventName": "CPU_CLK_UNHALTED.TOTAL_CYCLES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Total CPU cycles",
- "CounterMask": "2"
- },
- {
- "EventCode": "0x87",
- "Counter": "0,1,2,3",
- "UMask": "0xf",
- "EventName": "ILD_STALL.ANY",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Any Instruction Length Decoder stall cycles"
- },
- {
- "EventCode": "0x87",
- "Counter": "0,1,2,3",
- "UMask": "0x4",
- "EventName": "ILD_STALL.IQ_FULL",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Instruction Queue full stall cycles"
- },
- {
- "EventCode": "0x87",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "ILD_STALL.LCP",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Length Change Prefix stall cycles"
- },
- {
- "EventCode": "0x87",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "ILD_STALL.MRU",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Stall cycles due to BPU MRU bypass"
- },
- {
- "EventCode": "0x87",
- "Counter": "0,1,2,3",
- "UMask": "0x8",
- "EventName": "ILD_STALL.REGEN",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Regen stall cycles"
- },
- {
- "EventCode": "0x18",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "INST_DECODED.DEC0",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Instructions that must be decoded by decoder 0"
- },
- {
- "EventCode": "0x1E",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "INST_QUEUE_WRITE_CYCLES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles instructions are written to the instruction queue"
- },
- {
- "EventCode": "0x17",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "INST_QUEUE_WRITES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Instructions written to instruction queue."
- },
- {
- "EventCode": "0x0",
- "Counter": "Fixed counter 1",
- "UMask": "0x0",
- "EventName": "INST_RETIRED.ANY",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Instructions retired (fixed counter)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC0",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "INST_RETIRED.ANY_P",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Instructions retired (Programmable counter and Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC0",
- "Counter": "0,1,2,3",
- "UMask": "0x4",
- "EventName": "INST_RETIRED.MMX",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Retired MMX instructions (Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC0",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "INST_RETIRED.TOTAL_CYCLES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Total cycles (Precise Event)",
- "CounterMask": "16"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC0",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "INST_RETIRED.X87",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Retired floating-point operations (Precise Event)"
- },
- {
- "EventCode": "0x4C",
- "Counter": "0,1",
- "UMask": "0x1",
- "EventName": "LOAD_HIT_PRE",
- "SampleAfterValue": "200000",
- "BriefDescription": "Load operations conflicting with software prefetches"
- },
- {
- "EventCode": "0xA8",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "LSD.ACTIVE",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles when uops were delivered by the LSD",
- "CounterMask": "1"
- },
- {
- "EventCode": "0xA8",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "LSD.INACTIVE",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles no uops were delivered by the LSD",
- "CounterMask": "1"
- },
- {
- "EventCode": "0x20",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "LSD_OVERFLOW",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Loops that can't stream from the instruction queue"
- },
- {
- "EventCode": "0xC3",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "MACHINE_CLEARS.CYCLES",
- "SampleAfterValue": "20000",
- "BriefDescription": "Cycles machine clear asserted"
- },
- {
- "EventCode": "0xC3",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "MACHINE_CLEARS.MEM_ORDER",
- "SampleAfterValue": "20000",
- "BriefDescription": "Execution pipeline restart due to Memory ordering conflicts"
- },
- {
- "EventCode": "0xC3",
- "Counter": "0,1,2,3",
- "UMask": "0x4",
- "EventName": "MACHINE_CLEARS.SMC",
- "SampleAfterValue": "20000",
- "BriefDescription": "Self-Modifying Code detected"
- },
- {
- "EventCode": "0xA2",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "RESOURCE_STALLS.ANY",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Resource related stall cycles"
- },
- {
- "EventCode": "0xA2",
- "Counter": "0,1,2,3",
- "UMask": "0x20",
- "EventName": "RESOURCE_STALLS.FPCW",
- "SampleAfterValue": "2000000",
- "BriefDescription": "FPU control word write stall cycles"
- },
- {
- "EventCode": "0xA2",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "RESOURCE_STALLS.LOAD",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Load buffer stall cycles"
- },
- {
- "EventCode": "0xA2",
- "Counter": "0,1,2,3",
- "UMask": "0x40",
- "EventName": "RESOURCE_STALLS.MXCSR",
- "SampleAfterValue": "2000000",
- "BriefDescription": "MXCSR rename stall cycles"
- },
- {
- "EventCode": "0xA2",
- "Counter": "0,1,2,3",
- "UMask": "0x80",
- "EventName": "RESOURCE_STALLS.OTHER",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Other Resource related stall cycles"
- },
- {
- "EventCode": "0xA2",
- "Counter": "0,1,2,3",
- "UMask": "0x10",
- "EventName": "RESOURCE_STALLS.ROB_FULL",
- "SampleAfterValue": "2000000",
- "BriefDescription": "ROB full stall cycles"
- },
- {
- "EventCode": "0xA2",
- "Counter": "0,1,2,3",
- "UMask": "0x4",
- "EventName": "RESOURCE_STALLS.RS_FULL",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Reservation Station full stall cycles"
- },
- {
- "EventCode": "0xA2",
- "Counter": "0,1,2,3",
- "UMask": "0x8",
- "EventName": "RESOURCE_STALLS.STORE",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Store buffer stall cycles"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC7",
- "Counter": "0,1,2,3",
- "UMask": "0x4",
- "EventName": "SSEX_UOPS_RETIRED.PACKED_DOUBLE",
- "SampleAfterValue": "200000",
- "BriefDescription": "SIMD Packed-Double Uops retired (Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC7",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "SSEX_UOPS_RETIRED.PACKED_SINGLE",
- "SampleAfterValue": "200000",
- "BriefDescription": "SIMD Packed-Single Uops retired (Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC7",
- "Counter": "0,1,2,3",
- "UMask": "0x8",
- "EventName": "SSEX_UOPS_RETIRED.SCALAR_DOUBLE",
- "SampleAfterValue": "200000",
- "BriefDescription": "SIMD Scalar-Double Uops retired (Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC7",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "SSEX_UOPS_RETIRED.SCALAR_SINGLE",
- "SampleAfterValue": "200000",
- "BriefDescription": "SIMD Scalar-Single Uops retired (Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC7",
- "Counter": "0,1,2,3",
- "UMask": "0x10",
- "EventName": "SSEX_UOPS_RETIRED.VECTOR_INTEGER",
- "SampleAfterValue": "200000",
- "BriefDescription": "SIMD Vector Integer Uops retired (Precise Event)"
- },
- {
- "EventCode": "0xDB",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "UOP_UNFUSION",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uop unfusions due to FP exceptions"
- },
- {
- "EventCode": "0xD1",
- "Counter": "0,1,2,3",
- "UMask": "0x4",
- "EventName": "UOPS_DECODED.ESP_FOLDING",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Stack pointer instructions decoded"
- },
- {
- "EventCode": "0xD1",
- "Counter": "0,1,2,3",
- "UMask": "0x8",
- "EventName": "UOPS_DECODED.ESP_SYNC",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Stack pointer sync operations"
- },
- {
- "EventCode": "0xD1",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "UOPS_DECODED.MS_CYCLES_ACTIVE",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops decoded by Microcode Sequencer",
- "CounterMask": "1"
- },
- {
- "EventCode": "0xD1",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "UOPS_DECODED.STALL_CYCLES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles no Uops are decoded",
- "CounterMask": "1"
- },
- {
- "EventCode": "0xB1",
- "Counter": "0,1,2,3",
- "UMask": "0x3f",
- "AnyThread": "1",
- "EventName": "UOPS_EXECUTED.CORE_ACTIVE_CYCLES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles Uops executed on any port (core count)",
- "CounterMask": "1"
- },
- {
- "EventCode": "0xB1",
- "Counter": "0,1,2,3",
- "UMask": "0x1f",
- "AnyThread": "1",
- "EventName": "UOPS_EXECUTED.CORE_ACTIVE_CYCLES_NO_PORT5",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles Uops executed on ports 0-4 (core count)",
- "CounterMask": "1"
- },
- {
- "EventCode": "0xB1",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x3f",
- "AnyThread": "1",
- "EventName": "UOPS_EXECUTED.CORE_STALL_COUNT",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops executed on any port (core count)",
- "CounterMask": "1",
- "EdgeDetect": "1"
- },
- {
- "EventCode": "0xB1",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x1f",
- "AnyThread": "1",
- "EventName": "UOPS_EXECUTED.CORE_STALL_COUNT_NO_PORT5",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops executed on ports 0-4 (core count)",
- "CounterMask": "1",
- "EdgeDetect": "1"
- },
- {
- "EventCode": "0xB1",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x3f",
- "AnyThread": "1",
- "EventName": "UOPS_EXECUTED.CORE_STALL_CYCLES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles no Uops issued on any port (core count)",
- "CounterMask": "1"
- },
- {
- "EventCode": "0xB1",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x1f",
- "AnyThread": "1",
- "EventName": "UOPS_EXECUTED.CORE_STALL_CYCLES_NO_PORT5",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles no Uops issued on ports 0-4 (core count)",
- "CounterMask": "1"
- },
- {
- "EventCode": "0xB1",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "UOPS_EXECUTED.PORT0",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops executed on port 0"
- },
- {
- "EventCode": "0xB1",
- "Counter": "0,1,2,3",
- "UMask": "0x40",
- "EventName": "UOPS_EXECUTED.PORT015",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops issued on ports 0, 1 or 5"
- },
- {
- "EventCode": "0xB1",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x40",
- "EventName": "UOPS_EXECUTED.PORT015_STALL_CYCLES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles no Uops issued on ports 0, 1 or 5",
- "CounterMask": "1"
- },
- {
- "EventCode": "0xB1",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "UOPS_EXECUTED.PORT1",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops executed on port 1"
- },
- {
- "EventCode": "0xB1",
- "Counter": "0,1,2,3",
- "UMask": "0x4",
- "AnyThread": "1",
- "EventName": "UOPS_EXECUTED.PORT2_CORE",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops executed on port 2 (core count)"
- },
- {
- "EventCode": "0xB1",
- "Counter": "0,1,2,3",
- "UMask": "0x80",
- "AnyThread": "1",
- "EventName": "UOPS_EXECUTED.PORT234_CORE",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops issued on ports 2, 3 or 4"
- },
- {
- "EventCode": "0xB1",
- "Counter": "0,1,2,3",
- "UMask": "0x8",
- "AnyThread": "1",
- "EventName": "UOPS_EXECUTED.PORT3_CORE",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops executed on port 3 (core count)"
- },
- {
- "EventCode": "0xB1",
- "Counter": "0,1,2,3",
- "UMask": "0x10",
- "AnyThread": "1",
- "EventName": "UOPS_EXECUTED.PORT4_CORE",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops executed on port 4 (core count)"
- },
- {
- "EventCode": "0xB1",
- "Counter": "0,1,2,3",
- "UMask": "0x20",
- "EventName": "UOPS_EXECUTED.PORT5",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops executed on port 5"
- },
- {
- "EventCode": "0xE",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "UOPS_ISSUED.ANY",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops issued"
- },
- {
- "EventCode": "0xE",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "AnyThread": "1",
- "EventName": "UOPS_ISSUED.CORE_STALL_CYCLES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles no Uops were issued on any thread",
- "CounterMask": "1"
- },
- {
- "EventCode": "0xE",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "AnyThread": "1",
- "EventName": "UOPS_ISSUED.CYCLES_ALL_THREADS",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles Uops were issued on either thread",
- "CounterMask": "1"
- },
- {
- "EventCode": "0xE",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "UOPS_ISSUED.FUSED",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Fused Uops issued"
- },
- {
- "EventCode": "0xE",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "UOPS_ISSUED.STALL_CYCLES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles no Uops were issued",
- "CounterMask": "1"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC2",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "UOPS_RETIRED.ACTIVE_CYCLES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles Uops are being retired",
- "CounterMask": "1"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC2",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "UOPS_RETIRED.ANY",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Uops retired (Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC2",
- "Counter": "0,1,2,3",
- "UMask": "0x4",
- "EventName": "UOPS_RETIRED.MACRO_FUSED",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Macro-fused Uops retired (Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC2",
- "Counter": "0,1,2,3",
- "UMask": "0x2",
- "EventName": "UOPS_RETIRED.RETIRE_SLOTS",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Retirement slots used (Precise Event)"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC2",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "UOPS_RETIRED.STALL_CYCLES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Cycles Uops are not retiring (Precise Event)",
- "CounterMask": "1"
- },
- {
- "PEBS": "1",
- "EventCode": "0xC2",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "UOPS_RETIRED.TOTAL_CYCLES",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Total cycles using precise uop retired event (Precise Event)",
- "CounterMask": "16"
- },
- {
- "PEBS": "2",
- "EventCode": "0xC0",
- "Invert": "1",
- "Counter": "0,1,2,3",
- "UMask": "0x1",
- "EventName": "INST_RETIRED.TOTAL_CYCLES_PS",
- "SampleAfterValue": "2000000",
- "BriefDescription": "Total cycles (Precise Event)",
- "CounterMask": "16"
- }
- ]
|