iconnect.c 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2009-2012
  4. * Wojciech Dubowik <wojciech.dubowik@neratec.com>
  5. * Luka Perkov <luka@openwrt.org>
  6. */
  7. #include <common.h>
  8. #include <miiphy.h>
  9. #include <asm/arch/cpu.h>
  10. #include <asm/arch/soc.h>
  11. #include <asm/arch/mpp.h>
  12. #include "iconnect.h"
  13. DECLARE_GLOBAL_DATA_PTR;
  14. int board_early_init_f(void)
  15. {
  16. /*
  17. * default gpio configuration
  18. * There are maximum 64 gpios controlled through 2 sets of registers
  19. * the below configuration configures mainly initial LED status
  20. */
  21. mvebu_config_gpio(ICONNECT_OE_VAL_LOW,
  22. ICONNECT_OE_VAL_HIGH,
  23. ICONNECT_OE_LOW, ICONNECT_OE_HIGH);
  24. /* Multi-Purpose Pins Functionality configuration */
  25. static const u32 kwmpp_config[] = {
  26. MPP0_NF_IO2,
  27. MPP1_NF_IO3,
  28. MPP2_NF_IO4,
  29. MPP3_NF_IO5,
  30. MPP4_NF_IO6,
  31. MPP5_NF_IO7,
  32. MPP6_SYSRST_OUTn, /* Reset signal */
  33. MPP7_GPO,
  34. MPP8_TW_SDA, /* I2C */
  35. MPP9_TW_SCK, /* I2C */
  36. MPP10_UART0_TXD,
  37. MPP11_UART0_RXD,
  38. MPP12_GPO, /* Reset button */
  39. MPP13_SD_CMD,
  40. MPP14_SD_D0,
  41. MPP15_SD_D1,
  42. MPP16_SD_D2,
  43. MPP17_SD_D3,
  44. MPP18_NF_IO0,
  45. MPP19_NF_IO1,
  46. MPP20_GE1_0,
  47. MPP21_GE1_1,
  48. MPP22_GE1_2,
  49. MPP23_GE1_3,
  50. MPP24_GE1_4,
  51. MPP25_GE1_5,
  52. MPP26_GE1_6,
  53. MPP27_GE1_7,
  54. MPP28_GPIO,
  55. MPP29_GPIO,
  56. MPP30_GE1_10,
  57. MPP31_GE1_11,
  58. MPP32_GE1_12,
  59. MPP33_GE1_13,
  60. MPP34_GE1_14,
  61. MPP35_GPIO, /* OTB button */
  62. MPP36_AUDIO_SPDIFI,
  63. MPP37_AUDIO_SPDIFO,
  64. MPP38_GPIO,
  65. MPP39_TDM_SPI_CS0,
  66. MPP40_TDM_SPI_SCK,
  67. MPP41_GPIO, /* LED brightness */
  68. MPP42_GPIO, /* LED power (blue) */
  69. MPP43_GPIO, /* LED power (red) */
  70. MPP44_GPIO, /* LED USB 1 */
  71. MPP45_GPIO, /* LED USB 2 */
  72. MPP46_GPIO, /* LED USB 3 */
  73. MPP47_GPIO, /* LED USB 4 */
  74. MPP48_GPIO, /* LED OTB */
  75. MPP49_GPIO,
  76. 0
  77. };
  78. kirkwood_mpp_conf(kwmpp_config, NULL);
  79. return 0;
  80. }
  81. int board_init(void)
  82. {
  83. /* adress of boot parameters */
  84. gd->bd->bi_boot_params = mvebu_sdram_bar(0) + 0x100;
  85. return 0;
  86. }