Startseite Erkunden Hilfe
Registrieren Anmelden
RD_Software
/
linux-arkmicro
2
0
Fork 1
Dateien Issues 0 Pull-Requests 0 Wiki
Struktur: df76af38ab
Branches Tags
linux-arkmicro
/
u-boot
/
board
/
ti
/
sdp4430
/
sdp4430_mux_data.h

sdp4430_mux_data.h 3.2 KB
Verlauf Originalformat

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667 
  1. /* SPDX-License-Identifier: GPL-2.0+ */
    2. 

  2. /*
    3. 

  3.  * (C) Copyright 2010
    4. 

  4.  * Texas Instruments Incorporated, <www.ti.com>
    5. 

  5.  *
    6. 

  6.  *	Balaji Krishnamoorthy	<balajitk@ti.com>
    7. 

  7.  *	Aneesh V		<aneesh@ti.com>
    8. 

  8.  */
    9. 

  9. #ifndef _SDP4430_MUX_DATA_H
    10. 

  10. #define _SDP4430_MUX_DATA_H
    11. 

  11. 

  12. #include <asm/arch/mux_omap4.h>
    13. 

  13. 

  14. const struct pad_conf_entry core_padconf_array_essential[] = {
    15. 

  15. 

  16. {GPMC_AD0, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M1)}, /* sdmmc2_dat0 */
    17. 

  17. {GPMC_AD1, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M1)}, /* sdmmc2_dat1 */
    18. 

  18. {GPMC_AD2, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M1)}, /* sdmmc2_dat2 */
    19. 

  19. {GPMC_AD3, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M1)}, /* sdmmc2_dat3 */
    20. 

  20. {GPMC_AD4, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M1)}, /* sdmmc2_dat4 */
    21. 

  21. {GPMC_AD5, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M1)}, /* sdmmc2_dat5 */
    22. 

  22. {GPMC_AD6, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M1)}, /* sdmmc2_dat6 */
    23. 

  23. {GPMC_AD7, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M1)}, /* sdmmc2_dat7 */
    24. 

  24. {GPMC_NOE, (PTU | IEN | OFF_EN | OFF_OUT_PTD | M1)},	 /* sdmmc2_clk */
    25. 

  25. {GPMC_NWE, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M1)}, /* sdmmc2_cmd */
    26. 

  26. {SDMMC1_CLK, (PTU | OFF_EN | OFF_OUT_PTD | M0)},	 /* sdmmc1_clk */
    27. 

  27. {SDMMC1_CMD, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M0)}, /* sdmmc1_cmd */
    28. 

  28. {SDMMC1_DAT0, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M0)}, /* sdmmc1_dat0 */
    29. 

  29. {SDMMC1_DAT1, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M0)}, /* sdmmc1_dat1 */
    30. 

  30. {SDMMC1_DAT2, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M0)}, /* sdmmc1_dat2 */
    31. 

  31. {SDMMC1_DAT3, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M0)}, /* sdmmc1_dat3 */
    32. 

  32. {SDMMC1_DAT4, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M0)}, /* sdmmc1_dat4 */
    33. 

  33. {SDMMC1_DAT5, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M0)}, /* sdmmc1_dat5 */
    34. 

  34. {SDMMC1_DAT6, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M0)}, /* sdmmc1_dat6 */
    35. 

  35. {SDMMC1_DAT7, (PTU | IEN | OFF_EN | OFF_PD | OFF_IN | M0)}, /* sdmmc1_dat7 */
    36. 

  36. {UART3_CTS_RCTX, (PTU | IEN | M0)},			/* uart3_tx */
    37. 

  37. {UART3_RTS_SD, (M0)},					/* uart3_rts_sd */
    38. 

  38. {UART3_RX_IRRX, (IEN | M0)},				/* uart3_rx */
    39. 

  39. {UART3_TX_IRTX, (M0)},					/* uart3_tx */
    40. 

  40. {USBB1_ULPITLL_DAT4, (IEN | OFF_EN | OFF_PD | OFF_IN | M4)},	/* usbb1_ulpiphy_dat4 */
    41. 

  41. {USBB1_ULPITLL_DAT5, (IEN | OFF_EN | OFF_PD | OFF_IN | M4)},	/* usbb1_ulpiphy_dat5 */
    42. 

  42. {USBB1_ULPITLL_DAT6, (IEN | OFF_EN | OFF_PD | OFF_IN | M4)},	/* usbb1_ulpiphy_dat6 */
    43. 

  43. {USBB1_ULPITLL_DAT7, (IEN | OFF_EN | OFF_PD | OFF_IN | M4)},	/* usbb1_ulpiphy_dat7 */
    44. 

  44. {USBB1_HSIC_DATA, (IEN | OFF_EN | OFF_PD | OFF_IN | M0)},	/* usbb1_hsic_data */
    45. 

  45. {USBB1_HSIC_STROBE, (IEN | OFF_EN | OFF_PD | OFF_IN | M0)},	/* usbb1_hsic_strobe */
    46. 

  46. {USBC1_ICUSB_DP, (IEN | M0)},					/* usbc1_icusb_dp */
    47. 

  47. {USBC1_ICUSB_DM, (IEN | M0)},					/* usbc1_icusb_dm */
    48. 

  48. {USBA0_OTG_CE, (PTD | OFF_EN | OFF_PD | OFF_OUT_PTD | M0)},	/* usba0_otg_ce */
    49. 

  49. {USBA0_OTG_DP, (IEN | OFF_EN | OFF_PD | OFF_IN | M0)},		/* usba0_otg_dp */
    50. 

  50. {USBA0_OTG_DM, (IEN | OFF_EN | OFF_PD | OFF_IN | M0)},		/* usba0_otg_dm */
    51. 

  51. };
    52. 

  52. 

  53. const struct pad_conf_entry wkup_padconf_array_essential[] = {
    54. 

  54. 

  55. {PAD1_SR_SCL, (PTU | IEN | M0)}, /* sr_scl */
    56. 

  56. {PAD0_SR_SDA, (PTU | IEN | M0)}, /* sr_sda */
    57. 

  57. {PAD1_SYS_32K, (IEN | M0)}	 /* sys_32k */
    58. 

  58. 

  59. };
    60. 

  60. 

  61. const struct pad_conf_entry wkup_padconf_array_essential_4460[] = {
    62. 

  62. 

  63. {PAD1_FREF_CLK4_REQ, (M3)}, /* gpio_wk7 for TPS: Mode 3 */
    64. 

  64. 

  65. };
    66. 

  66. 

  67. #endif /* _SDP4430_MUX_DATA_H */
    68.