Kezdőlap Felfedezés Súgó
Regisztráció Bejelentkezés
RD_Software
/
linux-arkmicro
2
0
Másolás 1
Fájlok Problémák 0 Beolvasztási kérések 0 Wiki
Fa: e9312a6bb3
Branch-ok Tag-ek
linux-arkmicro
/
linux
/
include
/
media
/
i2c
/
tvp7002.h

tvp7002.h 1.9 KB
Előzmények Nyers

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950 
  1. /* Texas Instruments Triple 8-/10-BIT 165-/110-MSPS Video and Graphics
    2. 

  2.  * Digitizer with Horizontal PLL registers
    3. 

  3.  *
    4. 

  4.  * Copyright (C) 2009 Texas Instruments Inc
    5. 

  5.  * Author: Santiago Nunez-Corrales <santiago.nunez@ridgerun.com>
    6. 

  6.  *
    7. 

  7.  * This code is partially based upon the TVP5150 driver
    8. 

  8.  * written by Mauro Carvalho Chehab <mchehab@kernel.org>,
    9. 

  9.  * the TVP514x driver written by Vaibhav Hiremath <hvaibhav@ti.com>
    10. 

  10.  * and the TVP7002 driver in the TI LSP 2.10.00.14
    11. 

  11.  *
    12. 

  12.  * This program is free software; you can redistribute it and/or modify
    13. 

  13.  * it under the terms of the GNU General Public License as published by
    14. 

  14.  * the Free Software Foundation; either version 2 of the License, or
    15. 

  15.  * (at your option) any later version.
    16. 

  16.  *
    17. 

  17.  * This program is distributed in the hope that it will be useful,
    18. 

  18.  * but WITHOUT ANY WARRANTY; without even the implied warranty of
    19. 

  19.  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    20. 

  20.  * GNU General Public License for more details.
    21. 

  21.  */
    22. 

  22. #ifndef _TVP7002_H_
    23. 

  23. #define _TVP7002_H_
    24. 

  24. 

  25. #define TVP7002_MODULE_NAME "tvp7002"
    26. 

  26. 

  27. /**
    28. 

  28.  * struct tvp7002_config - Platform dependent data
    29. 

  29.  *@clk_polarity: Clock polarity
    30. 

  30.  *		0 - Data clocked out on rising edge of DATACLK signal
    31. 

  31.  *		1 - Data clocked out on falling edge of DATACLK signal
    32. 

  32.  *@hs_polarity:  HSYNC polarity
    33. 

  33.  *		0 - Active low HSYNC output, 1 - Active high HSYNC output
    34. 

  34.  *@vs_polarity: VSYNC Polarity
    35. 

  35.  *		0 - Active low VSYNC output, 1 - Active high VSYNC output
    36. 

  36.  *@fid_polarity: Active-high Field ID polarity.
    37. 

  37.  *		0 - The field ID output is set to logic 1 for an odd field
    38. 

  38.  *		    (field 1) and set to logic 0 for an even field (field 0).
    39. 

  39.  *		1 - Operation with polarity inverted.
    40. 

  40.  *@sog_polarity: Active high Sync on Green output polarity.
    41. 

  41.  *		0 - Normal operation, 1 - Operation with polarity inverted
    42. 

  42.  */
    43. 

  43. struct tvp7002_config {
    44. 

  44. 	bool clk_polarity;
    45. 

  45. 	bool hs_polarity;
    46. 

  46. 	bool vs_polarity;
    47. 

  47. 	bool fid_polarity;
    48. 

  48. 	bool sog_polarity;
    49. 

  49. };
    50. 

  50. #endif
    51.