emufx.c 100 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794
  1. /*
  2. * Copyright (c) by Jaroslav Kysela <perex@perex.cz>
  3. * Creative Labs, Inc.
  4. * Routines for effect processor FX8010
  5. *
  6. * Copyright (c) by James Courtier-Dutton <James@superbug.co.uk>
  7. * Added EMU 1010 support.
  8. *
  9. * BUGS:
  10. * --
  11. *
  12. * TODO:
  13. * --
  14. *
  15. * This program is free software; you can redistribute it and/or modify
  16. * it under the terms of the GNU General Public License as published by
  17. * the Free Software Foundation; either version 2 of the License, or
  18. * (at your option) any later version.
  19. *
  20. * This program is distributed in the hope that it will be useful,
  21. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  22. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  23. * GNU General Public License for more details.
  24. *
  25. * You should have received a copy of the GNU General Public License
  26. * along with this program; if not, write to the Free Software
  27. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  28. *
  29. */
  30. #include <linux/pci.h>
  31. #include <linux/capability.h>
  32. #include <linux/delay.h>
  33. #include <linux/slab.h>
  34. #include <linux/vmalloc.h>
  35. #include <linux/init.h>
  36. #include <linux/mutex.h>
  37. #include <linux/moduleparam.h>
  38. #include <linux/nospec.h>
  39. #include <sound/core.h>
  40. #include <sound/tlv.h>
  41. #include <sound/emu10k1.h>
  42. #if 0 /* for testing purposes - digital out -> capture */
  43. #define EMU10K1_CAPTURE_DIGITAL_OUT
  44. #endif
  45. #if 0 /* for testing purposes - set S/PDIF to AC3 output */
  46. #define EMU10K1_SET_AC3_IEC958
  47. #endif
  48. #if 0 /* for testing purposes - feed the front signal to Center/LFE outputs */
  49. #define EMU10K1_CENTER_LFE_FROM_FRONT
  50. #endif
  51. static bool high_res_gpr_volume;
  52. module_param(high_res_gpr_volume, bool, 0444);
  53. MODULE_PARM_DESC(high_res_gpr_volume, "GPR mixer controls use 31-bit range.");
  54. /*
  55. * Tables
  56. */
  57. static char *fxbuses[16] = {
  58. /* 0x00 */ "PCM Left",
  59. /* 0x01 */ "PCM Right",
  60. /* 0x02 */ "PCM Surround Left",
  61. /* 0x03 */ "PCM Surround Right",
  62. /* 0x04 */ "MIDI Left",
  63. /* 0x05 */ "MIDI Right",
  64. /* 0x06 */ "Center",
  65. /* 0x07 */ "LFE",
  66. /* 0x08 */ NULL,
  67. /* 0x09 */ NULL,
  68. /* 0x0a */ NULL,
  69. /* 0x0b */ NULL,
  70. /* 0x0c */ "MIDI Reverb",
  71. /* 0x0d */ "MIDI Chorus",
  72. /* 0x0e */ NULL,
  73. /* 0x0f */ NULL
  74. };
  75. static char *creative_ins[16] = {
  76. /* 0x00 */ "AC97 Left",
  77. /* 0x01 */ "AC97 Right",
  78. /* 0x02 */ "TTL IEC958 Left",
  79. /* 0x03 */ "TTL IEC958 Right",
  80. /* 0x04 */ "Zoom Video Left",
  81. /* 0x05 */ "Zoom Video Right",
  82. /* 0x06 */ "Optical IEC958 Left",
  83. /* 0x07 */ "Optical IEC958 Right",
  84. /* 0x08 */ "Line/Mic 1 Left",
  85. /* 0x09 */ "Line/Mic 1 Right",
  86. /* 0x0a */ "Coaxial IEC958 Left",
  87. /* 0x0b */ "Coaxial IEC958 Right",
  88. /* 0x0c */ "Line/Mic 2 Left",
  89. /* 0x0d */ "Line/Mic 2 Right",
  90. /* 0x0e */ NULL,
  91. /* 0x0f */ NULL
  92. };
  93. static char *audigy_ins[16] = {
  94. /* 0x00 */ "AC97 Left",
  95. /* 0x01 */ "AC97 Right",
  96. /* 0x02 */ "Audigy CD Left",
  97. /* 0x03 */ "Audigy CD Right",
  98. /* 0x04 */ "Optical IEC958 Left",
  99. /* 0x05 */ "Optical IEC958 Right",
  100. /* 0x06 */ NULL,
  101. /* 0x07 */ NULL,
  102. /* 0x08 */ "Line/Mic 2 Left",
  103. /* 0x09 */ "Line/Mic 2 Right",
  104. /* 0x0a */ "SPDIF Left",
  105. /* 0x0b */ "SPDIF Right",
  106. /* 0x0c */ "Aux2 Left",
  107. /* 0x0d */ "Aux2 Right",
  108. /* 0x0e */ NULL,
  109. /* 0x0f */ NULL
  110. };
  111. static char *creative_outs[32] = {
  112. /* 0x00 */ "AC97 Left",
  113. /* 0x01 */ "AC97 Right",
  114. /* 0x02 */ "Optical IEC958 Left",
  115. /* 0x03 */ "Optical IEC958 Right",
  116. /* 0x04 */ "Center",
  117. /* 0x05 */ "LFE",
  118. /* 0x06 */ "Headphone Left",
  119. /* 0x07 */ "Headphone Right",
  120. /* 0x08 */ "Surround Left",
  121. /* 0x09 */ "Surround Right",
  122. /* 0x0a */ "PCM Capture Left",
  123. /* 0x0b */ "PCM Capture Right",
  124. /* 0x0c */ "MIC Capture",
  125. /* 0x0d */ "AC97 Surround Left",
  126. /* 0x0e */ "AC97 Surround Right",
  127. /* 0x0f */ NULL,
  128. /* 0x10 */ NULL,
  129. /* 0x11 */ "Analog Center",
  130. /* 0x12 */ "Analog LFE",
  131. /* 0x13 */ NULL,
  132. /* 0x14 */ NULL,
  133. /* 0x15 */ NULL,
  134. /* 0x16 */ NULL,
  135. /* 0x17 */ NULL,
  136. /* 0x18 */ NULL,
  137. /* 0x19 */ NULL,
  138. /* 0x1a */ NULL,
  139. /* 0x1b */ NULL,
  140. /* 0x1c */ NULL,
  141. /* 0x1d */ NULL,
  142. /* 0x1e */ NULL,
  143. /* 0x1f */ NULL,
  144. };
  145. static char *audigy_outs[32] = {
  146. /* 0x00 */ "Digital Front Left",
  147. /* 0x01 */ "Digital Front Right",
  148. /* 0x02 */ "Digital Center",
  149. /* 0x03 */ "Digital LEF",
  150. /* 0x04 */ "Headphone Left",
  151. /* 0x05 */ "Headphone Right",
  152. /* 0x06 */ "Digital Rear Left",
  153. /* 0x07 */ "Digital Rear Right",
  154. /* 0x08 */ "Front Left",
  155. /* 0x09 */ "Front Right",
  156. /* 0x0a */ "Center",
  157. /* 0x0b */ "LFE",
  158. /* 0x0c */ NULL,
  159. /* 0x0d */ NULL,
  160. /* 0x0e */ "Rear Left",
  161. /* 0x0f */ "Rear Right",
  162. /* 0x10 */ "AC97 Front Left",
  163. /* 0x11 */ "AC97 Front Right",
  164. /* 0x12 */ "ADC Capture Left",
  165. /* 0x13 */ "ADC Capture Right",
  166. /* 0x14 */ NULL,
  167. /* 0x15 */ NULL,
  168. /* 0x16 */ NULL,
  169. /* 0x17 */ NULL,
  170. /* 0x18 */ NULL,
  171. /* 0x19 */ NULL,
  172. /* 0x1a */ NULL,
  173. /* 0x1b */ NULL,
  174. /* 0x1c */ NULL,
  175. /* 0x1d */ NULL,
  176. /* 0x1e */ NULL,
  177. /* 0x1f */ NULL,
  178. };
  179. static const u32 bass_table[41][5] = {
  180. { 0x3e4f844f, 0x84ed4cc3, 0x3cc69927, 0x7b03553a, 0xc4da8486 },
  181. { 0x3e69a17a, 0x84c280fb, 0x3cd77cd4, 0x7b2f2a6f, 0xc4b08d1d },
  182. { 0x3e82ff42, 0x849991d5, 0x3ce7466b, 0x7b5917c6, 0xc48863ee },
  183. { 0x3e9bab3c, 0x847267f0, 0x3cf5ffe8, 0x7b813560, 0xc461f22c },
  184. { 0x3eb3b275, 0x844ced29, 0x3d03b295, 0x7ba79a1c, 0xc43d223b },
  185. { 0x3ecb2174, 0x84290c8b, 0x3d106714, 0x7bcc5ba3, 0xc419dfa5 },
  186. { 0x3ee2044b, 0x8406b244, 0x3d1c2561, 0x7bef8e77, 0xc3f8170f },
  187. { 0x3ef86698, 0x83e5cb96, 0x3d26f4d8, 0x7c114600, 0xc3d7b625 },
  188. { 0x3f0e5390, 0x83c646c9, 0x3d30dc39, 0x7c319498, 0xc3b8ab97 },
  189. { 0x3f23d60b, 0x83a81321, 0x3d39e1af, 0x7c508b9c, 0xc39ae704 },
  190. { 0x3f38f884, 0x838b20d2, 0x3d420ad2, 0x7c6e3b75, 0xc37e58f1 },
  191. { 0x3f4dc52c, 0x836f60ef, 0x3d495cab, 0x7c8ab3a6, 0xc362f2be },
  192. { 0x3f6245e8, 0x8354c565, 0x3d4fdbb8, 0x7ca602d6, 0xc348a69b },
  193. { 0x3f76845f, 0x833b40ec, 0x3d558bf0, 0x7cc036df, 0xc32f677c },
  194. { 0x3f8a8a03, 0x8322c6fb, 0x3d5a70c4, 0x7cd95cd7, 0xc317290b },
  195. { 0x3f9e6014, 0x830b4bc3, 0x3d5e8d25, 0x7cf1811a, 0xc2ffdfa5 },
  196. { 0x3fb20fae, 0x82f4c420, 0x3d61e37f, 0x7d08af56, 0xc2e9804a },
  197. { 0x3fc5a1cc, 0x82df2592, 0x3d6475c3, 0x7d1ef294, 0xc2d40096 },
  198. { 0x3fd91f55, 0x82ca6632, 0x3d664564, 0x7d345541, 0xc2bf56b9 },
  199. { 0x3fec9120, 0x82b67cac, 0x3d675356, 0x7d48e138, 0xc2ab796e },
  200. { 0x40000000, 0x82a36037, 0x3d67a012, 0x7d5c9fc9, 0xc2985fee },
  201. { 0x401374c7, 0x8291088a, 0x3d672b93, 0x7d6f99c3, 0xc28601f2 },
  202. { 0x4026f857, 0x827f6dd7, 0x3d65f559, 0x7d81d77c, 0xc27457a3 },
  203. { 0x403a939f, 0x826e88c5, 0x3d63fc63, 0x7d9360d4, 0xc2635996 },
  204. { 0x404e4faf, 0x825e5266, 0x3d613f32, 0x7da43d42, 0xc25300c6 },
  205. { 0x406235ba, 0x824ec434, 0x3d5dbbc3, 0x7db473d7, 0xc243468e },
  206. { 0x40764f1f, 0x823fd80c, 0x3d596f8f, 0x7dc40b44, 0xc23424a2 },
  207. { 0x408aa576, 0x82318824, 0x3d545787, 0x7dd309e2, 0xc2259509 },
  208. { 0x409f4296, 0x8223cf0b, 0x3d4e7012, 0x7de175b5, 0xc2179218 },
  209. { 0x40b430a0, 0x8216a7a1, 0x3d47b505, 0x7def5475, 0xc20a1670 },
  210. { 0x40c97a0a, 0x820a0d12, 0x3d4021a1, 0x7dfcab8d, 0xc1fd1cf5 },
  211. { 0x40df29a6, 0x81fdfad6, 0x3d37b08d, 0x7e098028, 0xc1f0a0ca },
  212. { 0x40f54ab1, 0x81f26ca9, 0x3d2e5bd1, 0x7e15d72b, 0xc1e49d52 },
  213. { 0x410be8da, 0x81e75e89, 0x3d241cce, 0x7e21b544, 0xc1d90e24 },
  214. { 0x41231051, 0x81dcccb3, 0x3d18ec37, 0x7e2d1ee6, 0xc1cdef10 },
  215. { 0x413acdd0, 0x81d2b39e, 0x3d0cc20a, 0x7e38184e, 0xc1c33c13 },
  216. { 0x41532ea7, 0x81c90ffb, 0x3cff9585, 0x7e42a58b, 0xc1b8f15a },
  217. { 0x416c40cd, 0x81bfdeb2, 0x3cf15d21, 0x7e4cca7c, 0xc1af0b3f },
  218. { 0x418612ea, 0x81b71cdc, 0x3ce20e85, 0x7e568ad3, 0xc1a58640 },
  219. { 0x41a0b465, 0x81aec7c5, 0x3cd19e7c, 0x7e5fea1e, 0xc19c5f03 },
  220. { 0x41bc3573, 0x81a6dcea, 0x3cc000e9, 0x7e68ebc2, 0xc1939250 }
  221. };
  222. static const u32 treble_table[41][5] = {
  223. { 0x0125cba9, 0xfed5debd, 0x00599b6c, 0x0d2506da, 0xfa85b354 },
  224. { 0x0142f67e, 0xfeb03163, 0x0066cd0f, 0x0d14c69d, 0xfa914473 },
  225. { 0x016328bd, 0xfe860158, 0x0075b7f2, 0x0d03eb27, 0xfa9d32d2 },
  226. { 0x0186b438, 0xfe56c982, 0x00869234, 0x0cf27048, 0xfaa97fca },
  227. { 0x01adf358, 0xfe21f5fe, 0x00999842, 0x0ce051c2, 0xfab62ca5 },
  228. { 0x01d949fa, 0xfde6e287, 0x00af0d8d, 0x0ccd8b4a, 0xfac33aa7 },
  229. { 0x02092669, 0xfda4d8bf, 0x00c73d4c, 0x0cba1884, 0xfad0ab07 },
  230. { 0x023e0268, 0xfd5b0e4a, 0x00e27b54, 0x0ca5f509, 0xfade7ef2 },
  231. { 0x0278645c, 0xfd08a2b0, 0x01012509, 0x0c911c63, 0xfaecb788 },
  232. { 0x02b8e091, 0xfcac9d1a, 0x0123a262, 0x0c7b8a14, 0xfafb55df },
  233. { 0x03001a9a, 0xfc45e9ce, 0x014a6709, 0x0c65398f, 0xfb0a5aff },
  234. { 0x034ec6d7, 0xfbd3576b, 0x0175f397, 0x0c4e2643, 0xfb19c7e4 },
  235. { 0x03a5ac15, 0xfb5393ee, 0x01a6d6ed, 0x0c364b94, 0xfb299d7c },
  236. { 0x0405a562, 0xfac52968, 0x01ddafae, 0x0c1da4e2, 0xfb39dca5 },
  237. { 0x046fa3fe, 0xfa267a66, 0x021b2ddd, 0x0c042d8d, 0xfb4a8631 },
  238. { 0x04e4b17f, 0xf975be0f, 0x0260149f, 0x0be9e0f2, 0xfb5b9ae0 },
  239. { 0x0565f220, 0xf8b0fbe5, 0x02ad3c29, 0x0bceba73, 0xfb6d1b60 },
  240. { 0x05f4a745, 0xf7d60722, 0x030393d4, 0x0bb2b578, 0xfb7f084d },
  241. { 0x06923236, 0xf6e279bd, 0x03642465, 0x0b95cd75, 0xfb916233 },
  242. { 0x07401713, 0xf5d3aef9, 0x03d01283, 0x0b77fded, 0xfba42984 },
  243. { 0x08000000, 0xf4a6bd88, 0x0448a161, 0x0b594278, 0xfbb75e9f },
  244. { 0x08d3c097, 0xf3587131, 0x04cf35a4, 0x0b3996c9, 0xfbcb01cb },
  245. { 0x09bd59a2, 0xf1e543f9, 0x05655880, 0x0b18f6b2, 0xfbdf1333 },
  246. { 0x0abefd0f, 0xf04956ca, 0x060cbb12, 0x0af75e2c, 0xfbf392e8 },
  247. { 0x0bdb123e, 0xee806984, 0x06c739fe, 0x0ad4c962, 0xfc0880dd },
  248. { 0x0d143a94, 0xec85d287, 0x0796e150, 0x0ab134b0, 0xfc1ddce5 },
  249. { 0x0e6d5664, 0xea547598, 0x087df0a0, 0x0a8c9cb6, 0xfc33a6ad },
  250. { 0x0fe98a2a, 0xe7e6ba35, 0x097edf83, 0x0a66fe5b, 0xfc49ddc2 },
  251. { 0x118c4421, 0xe536813a, 0x0a9c6248, 0x0a4056d7, 0xfc608185 },
  252. { 0x1359422e, 0xe23d19eb, 0x0bd96efb, 0x0a18a3bf, 0xfc77912c },
  253. { 0x1554982b, 0xdef33645, 0x0d3942bd, 0x09efe312, 0xfc8f0bc1 },
  254. { 0x1782b68a, 0xdb50deb1, 0x0ebf676d, 0x09c6133f, 0xfca6f019 },
  255. { 0x19e8715d, 0xd74d64fd, 0x106fb999, 0x099b3337, 0xfcbf3cd6 },
  256. { 0x1c8b07b8, 0xd2df56ab, 0x124e6ec8, 0x096f4274, 0xfcd7f060 },
  257. { 0x1f702b6d, 0xcdfc6e92, 0x14601c10, 0x0942410b, 0xfcf108e5 },
  258. { 0x229e0933, 0xc89985cd, 0x16a9bcfa, 0x09142fb5, 0xfd0a8451 },
  259. { 0x261b5118, 0xc2aa8409, 0x1930bab6, 0x08e50fdc, 0xfd24604d },
  260. { 0x29ef3f5d, 0xbc224f28, 0x1bfaf396, 0x08b4e3aa, 0xfd3e9a3b },
  261. { 0x2e21a59b, 0xb4f2ba46, 0x1f0ec2d6, 0x0883ae15, 0xfd592f33 },
  262. { 0x32baf44b, 0xad0c7429, 0x227308a3, 0x085172eb, 0xfd741bfd },
  263. { 0x37c4448b, 0xa45ef51d, 0x262f3267, 0x081e36dc, 0xfd8f5d14 }
  264. };
  265. /* dB gain = (float) 20 * log10( float(db_table_value) / 0x8000000 ) */
  266. static const u32 db_table[101] = {
  267. 0x00000000, 0x01571f82, 0x01674b41, 0x01783a1b, 0x0189f540,
  268. 0x019c8651, 0x01aff763, 0x01c45306, 0x01d9a446, 0x01eff6b8,
  269. 0x0207567a, 0x021fd03d, 0x0239714c, 0x02544792, 0x027061a1,
  270. 0x028dcebb, 0x02ac9edc, 0x02cce2bf, 0x02eeabe8, 0x03120cb0,
  271. 0x0337184e, 0x035de2df, 0x03868173, 0x03b10a18, 0x03dd93e9,
  272. 0x040c3713, 0x043d0cea, 0x04702ff3, 0x04a5bbf2, 0x04ddcdfb,
  273. 0x0518847f, 0x0555ff62, 0x05966005, 0x05d9c95d, 0x06206005,
  274. 0x066a4a52, 0x06b7b067, 0x0708bc4c, 0x075d9a01, 0x07b6779d,
  275. 0x08138561, 0x0874f5d5, 0x08dafde1, 0x0945d4ed, 0x09b5b4fd,
  276. 0x0a2adad1, 0x0aa58605, 0x0b25f936, 0x0bac7a24, 0x0c3951d8,
  277. 0x0ccccccc, 0x0d673b17, 0x0e08f093, 0x0eb24510, 0x0f639481,
  278. 0x101d3f2d, 0x10dfa9e6, 0x11ab3e3f, 0x12806ac3, 0x135fa333,
  279. 0x144960c5, 0x153e2266, 0x163e6cfe, 0x174acbb7, 0x1863d04d,
  280. 0x198a1357, 0x1abe349f, 0x1c00db77, 0x1d52b712, 0x1eb47ee6,
  281. 0x2026f30f, 0x21aadcb6, 0x23410e7e, 0x24ea64f9, 0x26a7c71d,
  282. 0x287a26c4, 0x2a62812c, 0x2c61df84, 0x2e795779, 0x30aa0bcf,
  283. 0x32f52cfe, 0x355bf9d8, 0x37dfc033, 0x3a81dda4, 0x3d43c038,
  284. 0x4026e73c, 0x432ce40f, 0x46575af8, 0x49a8040f, 0x4d20ac2a,
  285. 0x50c335d3, 0x54919a57, 0x588dead1, 0x5cba514a, 0x611911ea,
  286. 0x65ac8c2f, 0x6a773c39, 0x6f7bbc23, 0x74bcc56c, 0x7a3d3272,
  287. 0x7fffffff,
  288. };
  289. /* EMU10k1/EMU10k2 DSP control db gain */
  290. static const DECLARE_TLV_DB_SCALE(snd_emu10k1_db_scale1, -4000, 40, 1);
  291. static const DECLARE_TLV_DB_LINEAR(snd_emu10k1_db_linear, TLV_DB_GAIN_MUTE, 0);
  292. /* EMU10K1 bass/treble db gain */
  293. static const DECLARE_TLV_DB_SCALE(snd_emu10k1_bass_treble_db_scale, -1200, 60, 0);
  294. static const u32 onoff_table[2] = {
  295. 0x00000000, 0x00000001
  296. };
  297. /*
  298. * controls
  299. */
  300. static int snd_emu10k1_gpr_ctl_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
  301. {
  302. struct snd_emu10k1_fx8010_ctl *ctl =
  303. (struct snd_emu10k1_fx8010_ctl *) kcontrol->private_value;
  304. if (ctl->min == 0 && ctl->max == 1)
  305. uinfo->type = SNDRV_CTL_ELEM_TYPE_BOOLEAN;
  306. else
  307. uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
  308. uinfo->count = ctl->vcount;
  309. uinfo->value.integer.min = ctl->min;
  310. uinfo->value.integer.max = ctl->max;
  311. return 0;
  312. }
  313. static int snd_emu10k1_gpr_ctl_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
  314. {
  315. struct snd_emu10k1 *emu = snd_kcontrol_chip(kcontrol);
  316. struct snd_emu10k1_fx8010_ctl *ctl =
  317. (struct snd_emu10k1_fx8010_ctl *) kcontrol->private_value;
  318. unsigned long flags;
  319. unsigned int i;
  320. spin_lock_irqsave(&emu->reg_lock, flags);
  321. for (i = 0; i < ctl->vcount; i++)
  322. ucontrol->value.integer.value[i] = ctl->value[i];
  323. spin_unlock_irqrestore(&emu->reg_lock, flags);
  324. return 0;
  325. }
  326. static int snd_emu10k1_gpr_ctl_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
  327. {
  328. struct snd_emu10k1 *emu = snd_kcontrol_chip(kcontrol);
  329. struct snd_emu10k1_fx8010_ctl *ctl =
  330. (struct snd_emu10k1_fx8010_ctl *) kcontrol->private_value;
  331. unsigned long flags;
  332. unsigned int nval, val;
  333. unsigned int i, j;
  334. int change = 0;
  335. spin_lock_irqsave(&emu->reg_lock, flags);
  336. for (i = 0; i < ctl->vcount; i++) {
  337. nval = ucontrol->value.integer.value[i];
  338. if (nval < ctl->min)
  339. nval = ctl->min;
  340. if (nval > ctl->max)
  341. nval = ctl->max;
  342. if (nval != ctl->value[i])
  343. change = 1;
  344. val = ctl->value[i] = nval;
  345. switch (ctl->translation) {
  346. case EMU10K1_GPR_TRANSLATION_NONE:
  347. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[i], 0, val);
  348. break;
  349. case EMU10K1_GPR_TRANSLATION_TABLE100:
  350. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[i], 0, db_table[val]);
  351. break;
  352. case EMU10K1_GPR_TRANSLATION_BASS:
  353. if ((ctl->count % 5) != 0 || (ctl->count / 5) != ctl->vcount) {
  354. change = -EIO;
  355. goto __error;
  356. }
  357. for (j = 0; j < 5; j++)
  358. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[j * ctl->vcount + i], 0, bass_table[val][j]);
  359. break;
  360. case EMU10K1_GPR_TRANSLATION_TREBLE:
  361. if ((ctl->count % 5) != 0 || (ctl->count / 5) != ctl->vcount) {
  362. change = -EIO;
  363. goto __error;
  364. }
  365. for (j = 0; j < 5; j++)
  366. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[j * ctl->vcount + i], 0, treble_table[val][j]);
  367. break;
  368. case EMU10K1_GPR_TRANSLATION_ONOFF:
  369. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[i], 0, onoff_table[val]);
  370. break;
  371. }
  372. }
  373. __error:
  374. spin_unlock_irqrestore(&emu->reg_lock, flags);
  375. return change;
  376. }
  377. /*
  378. * Interrupt handler
  379. */
  380. static void snd_emu10k1_fx8010_interrupt(struct snd_emu10k1 *emu)
  381. {
  382. struct snd_emu10k1_fx8010_irq *irq, *nirq;
  383. irq = emu->fx8010.irq_handlers;
  384. while (irq) {
  385. nirq = irq->next; /* irq ptr can be removed from list */
  386. if (snd_emu10k1_ptr_read(emu, emu->gpr_base + irq->gpr_running, 0) & 0xffff0000) {
  387. if (irq->handler)
  388. irq->handler(emu, irq->private_data);
  389. snd_emu10k1_ptr_write(emu, emu->gpr_base + irq->gpr_running, 0, 1);
  390. }
  391. irq = nirq;
  392. }
  393. }
  394. int snd_emu10k1_fx8010_register_irq_handler(struct snd_emu10k1 *emu,
  395. snd_fx8010_irq_handler_t *handler,
  396. unsigned char gpr_running,
  397. void *private_data,
  398. struct snd_emu10k1_fx8010_irq *irq)
  399. {
  400. unsigned long flags;
  401. irq->handler = handler;
  402. irq->gpr_running = gpr_running;
  403. irq->private_data = private_data;
  404. irq->next = NULL;
  405. spin_lock_irqsave(&emu->fx8010.irq_lock, flags);
  406. if (emu->fx8010.irq_handlers == NULL) {
  407. emu->fx8010.irq_handlers = irq;
  408. emu->dsp_interrupt = snd_emu10k1_fx8010_interrupt;
  409. snd_emu10k1_intr_enable(emu, INTE_FXDSPENABLE);
  410. } else {
  411. irq->next = emu->fx8010.irq_handlers;
  412. emu->fx8010.irq_handlers = irq;
  413. }
  414. spin_unlock_irqrestore(&emu->fx8010.irq_lock, flags);
  415. return 0;
  416. }
  417. int snd_emu10k1_fx8010_unregister_irq_handler(struct snd_emu10k1 *emu,
  418. struct snd_emu10k1_fx8010_irq *irq)
  419. {
  420. struct snd_emu10k1_fx8010_irq *tmp;
  421. unsigned long flags;
  422. spin_lock_irqsave(&emu->fx8010.irq_lock, flags);
  423. if ((tmp = emu->fx8010.irq_handlers) == irq) {
  424. emu->fx8010.irq_handlers = tmp->next;
  425. if (emu->fx8010.irq_handlers == NULL) {
  426. snd_emu10k1_intr_disable(emu, INTE_FXDSPENABLE);
  427. emu->dsp_interrupt = NULL;
  428. }
  429. } else {
  430. while (tmp && tmp->next != irq)
  431. tmp = tmp->next;
  432. if (tmp)
  433. tmp->next = tmp->next->next;
  434. }
  435. spin_unlock_irqrestore(&emu->fx8010.irq_lock, flags);
  436. return 0;
  437. }
  438. /*************************************************************************
  439. * EMU10K1 effect manager
  440. *************************************************************************/
  441. static void snd_emu10k1_write_op(struct snd_emu10k1_fx8010_code *icode,
  442. unsigned int *ptr,
  443. u32 op, u32 r, u32 a, u32 x, u32 y)
  444. {
  445. u_int32_t *code;
  446. if (snd_BUG_ON(*ptr >= 512))
  447. return;
  448. code = (u_int32_t __force *)icode->code + (*ptr) * 2;
  449. set_bit(*ptr, icode->code_valid);
  450. code[0] = ((x & 0x3ff) << 10) | (y & 0x3ff);
  451. code[1] = ((op & 0x0f) << 20) | ((r & 0x3ff) << 10) | (a & 0x3ff);
  452. (*ptr)++;
  453. }
  454. #define OP(icode, ptr, op, r, a, x, y) \
  455. snd_emu10k1_write_op(icode, ptr, op, r, a, x, y)
  456. static void snd_emu10k1_audigy_write_op(struct snd_emu10k1_fx8010_code *icode,
  457. unsigned int *ptr,
  458. u32 op, u32 r, u32 a, u32 x, u32 y)
  459. {
  460. u_int32_t *code;
  461. if (snd_BUG_ON(*ptr >= 1024))
  462. return;
  463. code = (u_int32_t __force *)icode->code + (*ptr) * 2;
  464. set_bit(*ptr, icode->code_valid);
  465. code[0] = ((x & 0x7ff) << 12) | (y & 0x7ff);
  466. code[1] = ((op & 0x0f) << 24) | ((r & 0x7ff) << 12) | (a & 0x7ff);
  467. (*ptr)++;
  468. }
  469. #define A_OP(icode, ptr, op, r, a, x, y) \
  470. snd_emu10k1_audigy_write_op(icode, ptr, op, r, a, x, y)
  471. static void snd_emu10k1_efx_write(struct snd_emu10k1 *emu, unsigned int pc, unsigned int data)
  472. {
  473. pc += emu->audigy ? A_MICROCODEBASE : MICROCODEBASE;
  474. snd_emu10k1_ptr_write(emu, pc, 0, data);
  475. }
  476. unsigned int snd_emu10k1_efx_read(struct snd_emu10k1 *emu, unsigned int pc)
  477. {
  478. pc += emu->audigy ? A_MICROCODEBASE : MICROCODEBASE;
  479. return snd_emu10k1_ptr_read(emu, pc, 0);
  480. }
  481. static int snd_emu10k1_gpr_poke(struct snd_emu10k1 *emu,
  482. struct snd_emu10k1_fx8010_code *icode,
  483. bool in_kernel)
  484. {
  485. int gpr;
  486. u32 val;
  487. for (gpr = 0; gpr < (emu->audigy ? 0x200 : 0x100); gpr++) {
  488. if (!test_bit(gpr, icode->gpr_valid))
  489. continue;
  490. if (in_kernel)
  491. val = *(__force u32 *)&icode->gpr_map[gpr];
  492. else if (get_user(val, &icode->gpr_map[gpr]))
  493. return -EFAULT;
  494. snd_emu10k1_ptr_write(emu, emu->gpr_base + gpr, 0, val);
  495. }
  496. return 0;
  497. }
  498. static int snd_emu10k1_gpr_peek(struct snd_emu10k1 *emu,
  499. struct snd_emu10k1_fx8010_code *icode)
  500. {
  501. int gpr;
  502. u32 val;
  503. for (gpr = 0; gpr < (emu->audigy ? 0x200 : 0x100); gpr++) {
  504. set_bit(gpr, icode->gpr_valid);
  505. val = snd_emu10k1_ptr_read(emu, emu->gpr_base + gpr, 0);
  506. if (put_user(val, &icode->gpr_map[gpr]))
  507. return -EFAULT;
  508. }
  509. return 0;
  510. }
  511. static int snd_emu10k1_tram_poke(struct snd_emu10k1 *emu,
  512. struct snd_emu10k1_fx8010_code *icode,
  513. bool in_kernel)
  514. {
  515. int tram;
  516. u32 addr, val;
  517. for (tram = 0; tram < (emu->audigy ? 0x100 : 0xa0); tram++) {
  518. if (!test_bit(tram, icode->tram_valid))
  519. continue;
  520. if (in_kernel) {
  521. val = *(__force u32 *)&icode->tram_data_map[tram];
  522. addr = *(__force u32 *)&icode->tram_addr_map[tram];
  523. } else {
  524. if (get_user(val, &icode->tram_data_map[tram]) ||
  525. get_user(addr, &icode->tram_addr_map[tram]))
  526. return -EFAULT;
  527. }
  528. snd_emu10k1_ptr_write(emu, TANKMEMDATAREGBASE + tram, 0, val);
  529. if (!emu->audigy) {
  530. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + tram, 0, addr);
  531. } else {
  532. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + tram, 0, addr << 12);
  533. snd_emu10k1_ptr_write(emu, A_TANKMEMCTLREGBASE + tram, 0, addr >> 20);
  534. }
  535. }
  536. return 0;
  537. }
  538. static int snd_emu10k1_tram_peek(struct snd_emu10k1 *emu,
  539. struct snd_emu10k1_fx8010_code *icode)
  540. {
  541. int tram;
  542. u32 val, addr;
  543. memset(icode->tram_valid, 0, sizeof(icode->tram_valid));
  544. for (tram = 0; tram < (emu->audigy ? 0x100 : 0xa0); tram++) {
  545. set_bit(tram, icode->tram_valid);
  546. val = snd_emu10k1_ptr_read(emu, TANKMEMDATAREGBASE + tram, 0);
  547. if (!emu->audigy) {
  548. addr = snd_emu10k1_ptr_read(emu, TANKMEMADDRREGBASE + tram, 0);
  549. } else {
  550. addr = snd_emu10k1_ptr_read(emu, TANKMEMADDRREGBASE + tram, 0) >> 12;
  551. addr |= snd_emu10k1_ptr_read(emu, A_TANKMEMCTLREGBASE + tram, 0) << 20;
  552. }
  553. if (put_user(val, &icode->tram_data_map[tram]) ||
  554. put_user(addr, &icode->tram_addr_map[tram]))
  555. return -EFAULT;
  556. }
  557. return 0;
  558. }
  559. static int snd_emu10k1_code_poke(struct snd_emu10k1 *emu,
  560. struct snd_emu10k1_fx8010_code *icode,
  561. bool in_kernel)
  562. {
  563. u32 pc, lo, hi;
  564. for (pc = 0; pc < (emu->audigy ? 2*1024 : 2*512); pc += 2) {
  565. if (!test_bit(pc / 2, icode->code_valid))
  566. continue;
  567. if (in_kernel) {
  568. lo = *(__force u32 *)&icode->code[pc + 0];
  569. hi = *(__force u32 *)&icode->code[pc + 1];
  570. } else {
  571. if (get_user(lo, &icode->code[pc + 0]) ||
  572. get_user(hi, &icode->code[pc + 1]))
  573. return -EFAULT;
  574. }
  575. snd_emu10k1_efx_write(emu, pc + 0, lo);
  576. snd_emu10k1_efx_write(emu, pc + 1, hi);
  577. }
  578. return 0;
  579. }
  580. static int snd_emu10k1_code_peek(struct snd_emu10k1 *emu,
  581. struct snd_emu10k1_fx8010_code *icode)
  582. {
  583. u32 pc;
  584. memset(icode->code_valid, 0, sizeof(icode->code_valid));
  585. for (pc = 0; pc < (emu->audigy ? 2*1024 : 2*512); pc += 2) {
  586. set_bit(pc / 2, icode->code_valid);
  587. if (put_user(snd_emu10k1_efx_read(emu, pc + 0), &icode->code[pc + 0]))
  588. return -EFAULT;
  589. if (put_user(snd_emu10k1_efx_read(emu, pc + 1), &icode->code[pc + 1]))
  590. return -EFAULT;
  591. }
  592. return 0;
  593. }
  594. static struct snd_emu10k1_fx8010_ctl *
  595. snd_emu10k1_look_for_ctl(struct snd_emu10k1 *emu, struct snd_ctl_elem_id *id)
  596. {
  597. struct snd_emu10k1_fx8010_ctl *ctl;
  598. struct snd_kcontrol *kcontrol;
  599. list_for_each_entry(ctl, &emu->fx8010.gpr_ctl, list) {
  600. kcontrol = ctl->kcontrol;
  601. if (kcontrol->id.iface == id->iface &&
  602. !strcmp(kcontrol->id.name, id->name) &&
  603. kcontrol->id.index == id->index)
  604. return ctl;
  605. }
  606. return NULL;
  607. }
  608. #define MAX_TLV_SIZE 256
  609. static unsigned int *copy_tlv(const unsigned int __user *_tlv, bool in_kernel)
  610. {
  611. unsigned int data[2];
  612. unsigned int *tlv;
  613. if (!_tlv)
  614. return NULL;
  615. if (in_kernel)
  616. memcpy(data, (__force void *)_tlv, sizeof(data));
  617. else if (copy_from_user(data, _tlv, sizeof(data)))
  618. return NULL;
  619. if (data[1] >= MAX_TLV_SIZE)
  620. return NULL;
  621. tlv = kmalloc(data[1] + sizeof(data), GFP_KERNEL);
  622. if (!tlv)
  623. return NULL;
  624. memcpy(tlv, data, sizeof(data));
  625. if (in_kernel) {
  626. memcpy(tlv + 2, (__force void *)(_tlv + 2), data[1]);
  627. } else if (copy_from_user(tlv + 2, _tlv + 2, data[1])) {
  628. kfree(tlv);
  629. return NULL;
  630. }
  631. return tlv;
  632. }
  633. static int copy_gctl(struct snd_emu10k1 *emu,
  634. struct snd_emu10k1_fx8010_control_gpr *gctl,
  635. struct snd_emu10k1_fx8010_control_gpr __user *_gctl,
  636. int idx, bool in_kernel)
  637. {
  638. struct snd_emu10k1_fx8010_control_old_gpr __user *octl;
  639. if (emu->support_tlv) {
  640. if (in_kernel)
  641. memcpy(gctl, (__force void *)&_gctl[idx], sizeof(*gctl));
  642. else if (copy_from_user(gctl, &_gctl[idx], sizeof(*gctl)))
  643. return -EFAULT;
  644. return 0;
  645. }
  646. octl = (struct snd_emu10k1_fx8010_control_old_gpr __user *)_gctl;
  647. if (in_kernel)
  648. memcpy(gctl, (__force void *)&octl[idx], sizeof(*octl));
  649. else if (copy_from_user(gctl, &octl[idx], sizeof(*octl)))
  650. return -EFAULT;
  651. gctl->tlv = NULL;
  652. return 0;
  653. }
  654. static int copy_gctl_to_user(struct snd_emu10k1 *emu,
  655. struct snd_emu10k1_fx8010_control_gpr __user *_gctl,
  656. struct snd_emu10k1_fx8010_control_gpr *gctl,
  657. int idx)
  658. {
  659. struct snd_emu10k1_fx8010_control_old_gpr __user *octl;
  660. if (emu->support_tlv)
  661. return copy_to_user(&_gctl[idx], gctl, sizeof(*gctl));
  662. octl = (struct snd_emu10k1_fx8010_control_old_gpr __user *)_gctl;
  663. return copy_to_user(&octl[idx], gctl, sizeof(*octl));
  664. }
  665. static int snd_emu10k1_verify_controls(struct snd_emu10k1 *emu,
  666. struct snd_emu10k1_fx8010_code *icode,
  667. bool in_kernel)
  668. {
  669. unsigned int i;
  670. struct snd_ctl_elem_id __user *_id;
  671. struct snd_ctl_elem_id id;
  672. struct snd_emu10k1_fx8010_control_gpr *gctl;
  673. int err;
  674. for (i = 0, _id = icode->gpr_del_controls;
  675. i < icode->gpr_del_control_count; i++, _id++) {
  676. if (in_kernel)
  677. id = *(__force struct snd_ctl_elem_id *)_id;
  678. else if (copy_from_user(&id, _id, sizeof(id)))
  679. return -EFAULT;
  680. if (snd_emu10k1_look_for_ctl(emu, &id) == NULL)
  681. return -ENOENT;
  682. }
  683. gctl = kmalloc(sizeof(*gctl), GFP_KERNEL);
  684. if (! gctl)
  685. return -ENOMEM;
  686. err = 0;
  687. for (i = 0; i < icode->gpr_add_control_count; i++) {
  688. if (copy_gctl(emu, gctl, icode->gpr_add_controls, i,
  689. in_kernel)) {
  690. err = -EFAULT;
  691. goto __error;
  692. }
  693. if (snd_emu10k1_look_for_ctl(emu, &gctl->id))
  694. continue;
  695. down_read(&emu->card->controls_rwsem);
  696. if (snd_ctl_find_id(emu->card, &gctl->id) != NULL) {
  697. up_read(&emu->card->controls_rwsem);
  698. err = -EEXIST;
  699. goto __error;
  700. }
  701. up_read(&emu->card->controls_rwsem);
  702. if (gctl->id.iface != SNDRV_CTL_ELEM_IFACE_MIXER &&
  703. gctl->id.iface != SNDRV_CTL_ELEM_IFACE_PCM) {
  704. err = -EINVAL;
  705. goto __error;
  706. }
  707. }
  708. for (i = 0; i < icode->gpr_list_control_count; i++) {
  709. /* FIXME: we need to check the WRITE access */
  710. if (copy_gctl(emu, gctl, icode->gpr_list_controls, i,
  711. in_kernel)) {
  712. err = -EFAULT;
  713. goto __error;
  714. }
  715. }
  716. __error:
  717. kfree(gctl);
  718. return err;
  719. }
  720. static void snd_emu10k1_ctl_private_free(struct snd_kcontrol *kctl)
  721. {
  722. struct snd_emu10k1_fx8010_ctl *ctl;
  723. ctl = (struct snd_emu10k1_fx8010_ctl *) kctl->private_value;
  724. kctl->private_value = 0;
  725. list_del(&ctl->list);
  726. kfree(ctl);
  727. kfree(kctl->tlv.p);
  728. }
  729. static int snd_emu10k1_add_controls(struct snd_emu10k1 *emu,
  730. struct snd_emu10k1_fx8010_code *icode,
  731. bool in_kernel)
  732. {
  733. unsigned int i, j;
  734. struct snd_emu10k1_fx8010_control_gpr *gctl;
  735. struct snd_emu10k1_fx8010_ctl *ctl, *nctl;
  736. struct snd_kcontrol_new knew;
  737. struct snd_kcontrol *kctl;
  738. struct snd_ctl_elem_value *val;
  739. int err = 0;
  740. val = kmalloc(sizeof(*val), GFP_KERNEL);
  741. gctl = kmalloc(sizeof(*gctl), GFP_KERNEL);
  742. nctl = kmalloc(sizeof(*nctl), GFP_KERNEL);
  743. if (!val || !gctl || !nctl) {
  744. err = -ENOMEM;
  745. goto __error;
  746. }
  747. for (i = 0; i < icode->gpr_add_control_count; i++) {
  748. if (copy_gctl(emu, gctl, icode->gpr_add_controls, i,
  749. in_kernel)) {
  750. err = -EFAULT;
  751. goto __error;
  752. }
  753. if (gctl->id.iface != SNDRV_CTL_ELEM_IFACE_MIXER &&
  754. gctl->id.iface != SNDRV_CTL_ELEM_IFACE_PCM) {
  755. err = -EINVAL;
  756. goto __error;
  757. }
  758. if (! gctl->id.name[0]) {
  759. err = -EINVAL;
  760. goto __error;
  761. }
  762. ctl = snd_emu10k1_look_for_ctl(emu, &gctl->id);
  763. memset(&knew, 0, sizeof(knew));
  764. knew.iface = gctl->id.iface;
  765. knew.name = gctl->id.name;
  766. knew.index = gctl->id.index;
  767. knew.device = gctl->id.device;
  768. knew.subdevice = gctl->id.subdevice;
  769. knew.info = snd_emu10k1_gpr_ctl_info;
  770. knew.tlv.p = copy_tlv((__force const unsigned int __user *)gctl->tlv, in_kernel);
  771. if (knew.tlv.p)
  772. knew.access = SNDRV_CTL_ELEM_ACCESS_READWRITE |
  773. SNDRV_CTL_ELEM_ACCESS_TLV_READ;
  774. knew.get = snd_emu10k1_gpr_ctl_get;
  775. knew.put = snd_emu10k1_gpr_ctl_put;
  776. memset(nctl, 0, sizeof(*nctl));
  777. nctl->vcount = gctl->vcount;
  778. nctl->count = gctl->count;
  779. for (j = 0; j < 32; j++) {
  780. nctl->gpr[j] = gctl->gpr[j];
  781. nctl->value[j] = ~gctl->value[j]; /* inverted, we want to write new value in gpr_ctl_put() */
  782. val->value.integer.value[j] = gctl->value[j];
  783. }
  784. nctl->min = gctl->min;
  785. nctl->max = gctl->max;
  786. nctl->translation = gctl->translation;
  787. if (ctl == NULL) {
  788. ctl = kmalloc(sizeof(*ctl), GFP_KERNEL);
  789. if (ctl == NULL) {
  790. err = -ENOMEM;
  791. kfree(knew.tlv.p);
  792. goto __error;
  793. }
  794. knew.private_value = (unsigned long)ctl;
  795. *ctl = *nctl;
  796. if ((err = snd_ctl_add(emu->card, kctl = snd_ctl_new1(&knew, emu))) < 0) {
  797. kfree(ctl);
  798. kfree(knew.tlv.p);
  799. goto __error;
  800. }
  801. kctl->private_free = snd_emu10k1_ctl_private_free;
  802. ctl->kcontrol = kctl;
  803. list_add_tail(&ctl->list, &emu->fx8010.gpr_ctl);
  804. } else {
  805. /* overwrite */
  806. nctl->list = ctl->list;
  807. nctl->kcontrol = ctl->kcontrol;
  808. *ctl = *nctl;
  809. snd_ctl_notify(emu->card, SNDRV_CTL_EVENT_MASK_VALUE |
  810. SNDRV_CTL_EVENT_MASK_INFO, &ctl->kcontrol->id);
  811. }
  812. snd_emu10k1_gpr_ctl_put(ctl->kcontrol, val);
  813. }
  814. __error:
  815. kfree(nctl);
  816. kfree(gctl);
  817. kfree(val);
  818. return err;
  819. }
  820. static int snd_emu10k1_del_controls(struct snd_emu10k1 *emu,
  821. struct snd_emu10k1_fx8010_code *icode,
  822. bool in_kernel)
  823. {
  824. unsigned int i;
  825. struct snd_ctl_elem_id id;
  826. struct snd_ctl_elem_id __user *_id;
  827. struct snd_emu10k1_fx8010_ctl *ctl;
  828. struct snd_card *card = emu->card;
  829. for (i = 0, _id = icode->gpr_del_controls;
  830. i < icode->gpr_del_control_count; i++, _id++) {
  831. if (in_kernel)
  832. id = *(__force struct snd_ctl_elem_id *)_id;
  833. else if (copy_from_user(&id, _id, sizeof(id)))
  834. return -EFAULT;
  835. down_write(&card->controls_rwsem);
  836. ctl = snd_emu10k1_look_for_ctl(emu, &id);
  837. if (ctl)
  838. snd_ctl_remove(card, ctl->kcontrol);
  839. up_write(&card->controls_rwsem);
  840. }
  841. return 0;
  842. }
  843. static int snd_emu10k1_list_controls(struct snd_emu10k1 *emu,
  844. struct snd_emu10k1_fx8010_code *icode)
  845. {
  846. unsigned int i = 0, j;
  847. unsigned int total = 0;
  848. struct snd_emu10k1_fx8010_control_gpr *gctl;
  849. struct snd_emu10k1_fx8010_ctl *ctl;
  850. struct snd_ctl_elem_id *id;
  851. gctl = kmalloc(sizeof(*gctl), GFP_KERNEL);
  852. if (! gctl)
  853. return -ENOMEM;
  854. list_for_each_entry(ctl, &emu->fx8010.gpr_ctl, list) {
  855. total++;
  856. if (icode->gpr_list_controls &&
  857. i < icode->gpr_list_control_count) {
  858. memset(gctl, 0, sizeof(*gctl));
  859. id = &ctl->kcontrol->id;
  860. gctl->id.iface = id->iface;
  861. strlcpy(gctl->id.name, id->name, sizeof(gctl->id.name));
  862. gctl->id.index = id->index;
  863. gctl->id.device = id->device;
  864. gctl->id.subdevice = id->subdevice;
  865. gctl->vcount = ctl->vcount;
  866. gctl->count = ctl->count;
  867. for (j = 0; j < 32; j++) {
  868. gctl->gpr[j] = ctl->gpr[j];
  869. gctl->value[j] = ctl->value[j];
  870. }
  871. gctl->min = ctl->min;
  872. gctl->max = ctl->max;
  873. gctl->translation = ctl->translation;
  874. if (copy_gctl_to_user(emu, icode->gpr_list_controls,
  875. gctl, i)) {
  876. kfree(gctl);
  877. return -EFAULT;
  878. }
  879. i++;
  880. }
  881. }
  882. icode->gpr_list_control_total = total;
  883. kfree(gctl);
  884. return 0;
  885. }
  886. static int snd_emu10k1_icode_poke(struct snd_emu10k1 *emu,
  887. struct snd_emu10k1_fx8010_code *icode,
  888. bool in_kernel)
  889. {
  890. int err = 0;
  891. mutex_lock(&emu->fx8010.lock);
  892. err = snd_emu10k1_verify_controls(emu, icode, in_kernel);
  893. if (err < 0)
  894. goto __error;
  895. strlcpy(emu->fx8010.name, icode->name, sizeof(emu->fx8010.name));
  896. /* stop FX processor - this may be dangerous, but it's better to miss
  897. some samples than generate wrong ones - [jk] */
  898. if (emu->audigy)
  899. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg | A_DBG_SINGLE_STEP);
  900. else
  901. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg | EMU10K1_DBG_SINGLE_STEP);
  902. /* ok, do the main job */
  903. err = snd_emu10k1_del_controls(emu, icode, in_kernel);
  904. if (err < 0)
  905. goto __error;
  906. err = snd_emu10k1_gpr_poke(emu, icode, in_kernel);
  907. if (err < 0)
  908. goto __error;
  909. err = snd_emu10k1_tram_poke(emu, icode, in_kernel);
  910. if (err < 0)
  911. goto __error;
  912. err = snd_emu10k1_code_poke(emu, icode, in_kernel);
  913. if (err < 0)
  914. goto __error;
  915. err = snd_emu10k1_add_controls(emu, icode, in_kernel);
  916. if (err < 0)
  917. goto __error;
  918. /* start FX processor when the DSP code is updated */
  919. if (emu->audigy)
  920. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg);
  921. else
  922. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg);
  923. __error:
  924. mutex_unlock(&emu->fx8010.lock);
  925. return err;
  926. }
  927. static int snd_emu10k1_icode_peek(struct snd_emu10k1 *emu,
  928. struct snd_emu10k1_fx8010_code *icode)
  929. {
  930. int err;
  931. mutex_lock(&emu->fx8010.lock);
  932. strlcpy(icode->name, emu->fx8010.name, sizeof(icode->name));
  933. /* ok, do the main job */
  934. err = snd_emu10k1_gpr_peek(emu, icode);
  935. if (err >= 0)
  936. err = snd_emu10k1_tram_peek(emu, icode);
  937. if (err >= 0)
  938. err = snd_emu10k1_code_peek(emu, icode);
  939. if (err >= 0)
  940. err = snd_emu10k1_list_controls(emu, icode);
  941. mutex_unlock(&emu->fx8010.lock);
  942. return err;
  943. }
  944. static int snd_emu10k1_ipcm_poke(struct snd_emu10k1 *emu,
  945. struct snd_emu10k1_fx8010_pcm_rec *ipcm)
  946. {
  947. unsigned int i;
  948. int err = 0;
  949. struct snd_emu10k1_fx8010_pcm *pcm;
  950. if (ipcm->substream >= EMU10K1_FX8010_PCM_COUNT)
  951. return -EINVAL;
  952. ipcm->substream = array_index_nospec(ipcm->substream,
  953. EMU10K1_FX8010_PCM_COUNT);
  954. if (ipcm->channels > 32)
  955. return -EINVAL;
  956. pcm = &emu->fx8010.pcm[ipcm->substream];
  957. mutex_lock(&emu->fx8010.lock);
  958. spin_lock_irq(&emu->reg_lock);
  959. if (pcm->opened) {
  960. err = -EBUSY;
  961. goto __error;
  962. }
  963. if (ipcm->channels == 0) { /* remove */
  964. pcm->valid = 0;
  965. } else {
  966. /* FIXME: we need to add universal code to the PCM transfer routine */
  967. if (ipcm->channels != 2) {
  968. err = -EINVAL;
  969. goto __error;
  970. }
  971. pcm->valid = 1;
  972. pcm->opened = 0;
  973. pcm->channels = ipcm->channels;
  974. pcm->tram_start = ipcm->tram_start;
  975. pcm->buffer_size = ipcm->buffer_size;
  976. pcm->gpr_size = ipcm->gpr_size;
  977. pcm->gpr_count = ipcm->gpr_count;
  978. pcm->gpr_tmpcount = ipcm->gpr_tmpcount;
  979. pcm->gpr_ptr = ipcm->gpr_ptr;
  980. pcm->gpr_trigger = ipcm->gpr_trigger;
  981. pcm->gpr_running = ipcm->gpr_running;
  982. for (i = 0; i < pcm->channels; i++)
  983. pcm->etram[i] = ipcm->etram[i];
  984. }
  985. __error:
  986. spin_unlock_irq(&emu->reg_lock);
  987. mutex_unlock(&emu->fx8010.lock);
  988. return err;
  989. }
  990. static int snd_emu10k1_ipcm_peek(struct snd_emu10k1 *emu,
  991. struct snd_emu10k1_fx8010_pcm_rec *ipcm)
  992. {
  993. unsigned int i;
  994. int err = 0;
  995. struct snd_emu10k1_fx8010_pcm *pcm;
  996. if (ipcm->substream >= EMU10K1_FX8010_PCM_COUNT)
  997. return -EINVAL;
  998. ipcm->substream = array_index_nospec(ipcm->substream,
  999. EMU10K1_FX8010_PCM_COUNT);
  1000. pcm = &emu->fx8010.pcm[ipcm->substream];
  1001. mutex_lock(&emu->fx8010.lock);
  1002. spin_lock_irq(&emu->reg_lock);
  1003. ipcm->channels = pcm->channels;
  1004. ipcm->tram_start = pcm->tram_start;
  1005. ipcm->buffer_size = pcm->buffer_size;
  1006. ipcm->gpr_size = pcm->gpr_size;
  1007. ipcm->gpr_ptr = pcm->gpr_ptr;
  1008. ipcm->gpr_count = pcm->gpr_count;
  1009. ipcm->gpr_tmpcount = pcm->gpr_tmpcount;
  1010. ipcm->gpr_trigger = pcm->gpr_trigger;
  1011. ipcm->gpr_running = pcm->gpr_running;
  1012. for (i = 0; i < pcm->channels; i++)
  1013. ipcm->etram[i] = pcm->etram[i];
  1014. ipcm->res1 = ipcm->res2 = 0;
  1015. ipcm->pad = 0;
  1016. spin_unlock_irq(&emu->reg_lock);
  1017. mutex_unlock(&emu->fx8010.lock);
  1018. return err;
  1019. }
  1020. #define SND_EMU10K1_GPR_CONTROLS 44
  1021. #define SND_EMU10K1_INPUTS 12
  1022. #define SND_EMU10K1_PLAYBACK_CHANNELS 8
  1023. #define SND_EMU10K1_CAPTURE_CHANNELS 4
  1024. static void
  1025. snd_emu10k1_init_mono_control(struct snd_emu10k1_fx8010_control_gpr *ctl,
  1026. const char *name, int gpr, int defval)
  1027. {
  1028. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1029. strcpy(ctl->id.name, name);
  1030. ctl->vcount = ctl->count = 1;
  1031. ctl->gpr[0] = gpr + 0; ctl->value[0] = defval;
  1032. if (high_res_gpr_volume) {
  1033. ctl->min = 0;
  1034. ctl->max = 0x7fffffff;
  1035. ctl->tlv = snd_emu10k1_db_linear;
  1036. ctl->translation = EMU10K1_GPR_TRANSLATION_NONE;
  1037. } else {
  1038. ctl->min = 0;
  1039. ctl->max = 100;
  1040. ctl->tlv = snd_emu10k1_db_scale1;
  1041. ctl->translation = EMU10K1_GPR_TRANSLATION_TABLE100;
  1042. }
  1043. }
  1044. static void
  1045. snd_emu10k1_init_stereo_control(struct snd_emu10k1_fx8010_control_gpr *ctl,
  1046. const char *name, int gpr, int defval)
  1047. {
  1048. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1049. strcpy(ctl->id.name, name);
  1050. ctl->vcount = ctl->count = 2;
  1051. ctl->gpr[0] = gpr + 0; ctl->value[0] = defval;
  1052. ctl->gpr[1] = gpr + 1; ctl->value[1] = defval;
  1053. if (high_res_gpr_volume) {
  1054. ctl->min = 0;
  1055. ctl->max = 0x7fffffff;
  1056. ctl->tlv = snd_emu10k1_db_linear;
  1057. ctl->translation = EMU10K1_GPR_TRANSLATION_NONE;
  1058. } else {
  1059. ctl->min = 0;
  1060. ctl->max = 100;
  1061. ctl->tlv = snd_emu10k1_db_scale1;
  1062. ctl->translation = EMU10K1_GPR_TRANSLATION_TABLE100;
  1063. }
  1064. }
  1065. static void
  1066. snd_emu10k1_init_mono_onoff_control(struct snd_emu10k1_fx8010_control_gpr *ctl,
  1067. const char *name, int gpr, int defval)
  1068. {
  1069. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1070. strcpy(ctl->id.name, name);
  1071. ctl->vcount = ctl->count = 1;
  1072. ctl->gpr[0] = gpr + 0; ctl->value[0] = defval;
  1073. ctl->min = 0;
  1074. ctl->max = 1;
  1075. ctl->translation = EMU10K1_GPR_TRANSLATION_ONOFF;
  1076. }
  1077. static void
  1078. snd_emu10k1_init_stereo_onoff_control(struct snd_emu10k1_fx8010_control_gpr *ctl,
  1079. const char *name, int gpr, int defval)
  1080. {
  1081. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1082. strcpy(ctl->id.name, name);
  1083. ctl->vcount = ctl->count = 2;
  1084. ctl->gpr[0] = gpr + 0; ctl->value[0] = defval;
  1085. ctl->gpr[1] = gpr + 1; ctl->value[1] = defval;
  1086. ctl->min = 0;
  1087. ctl->max = 1;
  1088. ctl->translation = EMU10K1_GPR_TRANSLATION_ONOFF;
  1089. }
  1090. /*
  1091. * Used for emu1010 - conversion from 32-bit capture inputs from HANA
  1092. * to 2 x 16-bit registers in audigy - their values are read via DMA.
  1093. * Conversion is performed by Audigy DSP instructions of FX8010.
  1094. */
  1095. static int snd_emu10k1_audigy_dsp_convert_32_to_2x16(
  1096. struct snd_emu10k1_fx8010_code *icode,
  1097. u32 *ptr, int tmp, int bit_shifter16,
  1098. int reg_in, int reg_out)
  1099. {
  1100. A_OP(icode, ptr, iACC3, A_GPR(tmp + 1), reg_in, A_C_00000000, A_C_00000000);
  1101. A_OP(icode, ptr, iANDXOR, A_GPR(tmp), A_GPR(tmp + 1), A_GPR(bit_shifter16 - 1), A_C_00000000);
  1102. A_OP(icode, ptr, iTSTNEG, A_GPR(tmp + 2), A_GPR(tmp), A_C_80000000, A_GPR(bit_shifter16 - 2));
  1103. A_OP(icode, ptr, iANDXOR, A_GPR(tmp + 2), A_GPR(tmp + 2), A_C_80000000, A_C_00000000);
  1104. A_OP(icode, ptr, iANDXOR, A_GPR(tmp), A_GPR(tmp), A_GPR(bit_shifter16 - 3), A_C_00000000);
  1105. A_OP(icode, ptr, iMACINT0, A_GPR(tmp), A_C_00000000, A_GPR(tmp), A_C_00010000);
  1106. A_OP(icode, ptr, iANDXOR, reg_out, A_GPR(tmp), A_C_ffffffff, A_GPR(tmp + 2));
  1107. A_OP(icode, ptr, iACC3, reg_out + 1, A_GPR(tmp + 1), A_C_00000000, A_C_00000000);
  1108. return 1;
  1109. }
  1110. /*
  1111. * initial DSP configuration for Audigy
  1112. */
  1113. static int _snd_emu10k1_audigy_init_efx(struct snd_emu10k1 *emu)
  1114. {
  1115. int err, i, z, gpr, nctl;
  1116. int bit_shifter16;
  1117. const int playback = 10;
  1118. const int capture = playback + (SND_EMU10K1_PLAYBACK_CHANNELS * 2); /* we reserve 10 voices */
  1119. const int stereo_mix = capture + 2;
  1120. const int tmp = 0x88;
  1121. u32 ptr;
  1122. struct snd_emu10k1_fx8010_code *icode = NULL;
  1123. struct snd_emu10k1_fx8010_control_gpr *controls = NULL, *ctl;
  1124. u32 *gpr_map;
  1125. err = -ENOMEM;
  1126. icode = kzalloc(sizeof(*icode), GFP_KERNEL);
  1127. if (!icode)
  1128. return err;
  1129. icode->gpr_map = (u_int32_t __user *) kcalloc(512 + 256 + 256 + 2 * 1024,
  1130. sizeof(u_int32_t), GFP_KERNEL);
  1131. if (!icode->gpr_map)
  1132. goto __err_gpr;
  1133. controls = kcalloc(SND_EMU10K1_GPR_CONTROLS,
  1134. sizeof(*controls), GFP_KERNEL);
  1135. if (!controls)
  1136. goto __err_ctrls;
  1137. gpr_map = (u32 __force *)icode->gpr_map;
  1138. icode->tram_data_map = icode->gpr_map + 512;
  1139. icode->tram_addr_map = icode->tram_data_map + 256;
  1140. icode->code = icode->tram_addr_map + 256;
  1141. /* clear free GPRs */
  1142. for (i = 0; i < 512; i++)
  1143. set_bit(i, icode->gpr_valid);
  1144. /* clear TRAM data & address lines */
  1145. for (i = 0; i < 256; i++)
  1146. set_bit(i, icode->tram_valid);
  1147. strcpy(icode->name, "Audigy DSP code for ALSA");
  1148. ptr = 0;
  1149. nctl = 0;
  1150. gpr = stereo_mix + 10;
  1151. gpr_map[gpr++] = 0x00007fff;
  1152. gpr_map[gpr++] = 0x00008000;
  1153. gpr_map[gpr++] = 0x0000ffff;
  1154. bit_shifter16 = gpr;
  1155. /* stop FX processor */
  1156. snd_emu10k1_ptr_write(emu, A_DBG, 0, (emu->fx8010.dbg = 0) | A_DBG_SINGLE_STEP);
  1157. #if 1
  1158. /* PCM front Playback Volume (independent from stereo mix)
  1159. * playback = 0 + ( gpr * FXBUS_PCM_LEFT_FRONT >> 31)
  1160. * where gpr contains attenuation from corresponding mixer control
  1161. * (snd_emu10k1_init_stereo_control)
  1162. */
  1163. A_OP(icode, &ptr, iMAC0, A_GPR(playback), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT_FRONT));
  1164. A_OP(icode, &ptr, iMAC0, A_GPR(playback+1), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT_FRONT));
  1165. snd_emu10k1_init_stereo_control(&controls[nctl++], "PCM Front Playback Volume", gpr, 100);
  1166. gpr += 2;
  1167. /* PCM Surround Playback (independent from stereo mix) */
  1168. A_OP(icode, &ptr, iMAC0, A_GPR(playback+2), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT_REAR));
  1169. A_OP(icode, &ptr, iMAC0, A_GPR(playback+3), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT_REAR));
  1170. snd_emu10k1_init_stereo_control(&controls[nctl++], "PCM Surround Playback Volume", gpr, 100);
  1171. gpr += 2;
  1172. /* PCM Side Playback (independent from stereo mix) */
  1173. if (emu->card_capabilities->spk71) {
  1174. A_OP(icode, &ptr, iMAC0, A_GPR(playback+6), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT_SIDE));
  1175. A_OP(icode, &ptr, iMAC0, A_GPR(playback+7), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT_SIDE));
  1176. snd_emu10k1_init_stereo_control(&controls[nctl++], "PCM Side Playback Volume", gpr, 100);
  1177. gpr += 2;
  1178. }
  1179. /* PCM Center Playback (independent from stereo mix) */
  1180. A_OP(icode, &ptr, iMAC0, A_GPR(playback+4), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_CENTER));
  1181. snd_emu10k1_init_mono_control(&controls[nctl++], "PCM Center Playback Volume", gpr, 100);
  1182. gpr++;
  1183. /* PCM LFE Playback (independent from stereo mix) */
  1184. A_OP(icode, &ptr, iMAC0, A_GPR(playback+5), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LFE));
  1185. snd_emu10k1_init_mono_control(&controls[nctl++], "PCM LFE Playback Volume", gpr, 100);
  1186. gpr++;
  1187. /*
  1188. * Stereo Mix
  1189. */
  1190. /* Wave (PCM) Playback Volume (will be renamed later) */
  1191. A_OP(icode, &ptr, iMAC0, A_GPR(stereo_mix), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT));
  1192. A_OP(icode, &ptr, iMAC0, A_GPR(stereo_mix+1), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT));
  1193. snd_emu10k1_init_stereo_control(&controls[nctl++], "Wave Playback Volume", gpr, 100);
  1194. gpr += 2;
  1195. /* Synth Playback */
  1196. A_OP(icode, &ptr, iMAC0, A_GPR(stereo_mix+0), A_GPR(stereo_mix+0), A_GPR(gpr), A_FXBUS(FXBUS_MIDI_LEFT));
  1197. A_OP(icode, &ptr, iMAC0, A_GPR(stereo_mix+1), A_GPR(stereo_mix+1), A_GPR(gpr+1), A_FXBUS(FXBUS_MIDI_RIGHT));
  1198. snd_emu10k1_init_stereo_control(&controls[nctl++], "Synth Playback Volume", gpr, 100);
  1199. gpr += 2;
  1200. /* Wave (PCM) Capture */
  1201. A_OP(icode, &ptr, iMAC0, A_GPR(capture+0), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT));
  1202. A_OP(icode, &ptr, iMAC0, A_GPR(capture+1), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT));
  1203. snd_emu10k1_init_stereo_control(&controls[nctl++], "PCM Capture Volume", gpr, 0);
  1204. gpr += 2;
  1205. /* Synth Capture */
  1206. A_OP(icode, &ptr, iMAC0, A_GPR(capture+0), A_GPR(capture+0), A_GPR(gpr), A_FXBUS(FXBUS_MIDI_LEFT));
  1207. A_OP(icode, &ptr, iMAC0, A_GPR(capture+1), A_GPR(capture+1), A_GPR(gpr+1), A_FXBUS(FXBUS_MIDI_RIGHT));
  1208. snd_emu10k1_init_stereo_control(&controls[nctl++], "Synth Capture Volume", gpr, 0);
  1209. gpr += 2;
  1210. /*
  1211. * inputs
  1212. */
  1213. #define A_ADD_VOLUME_IN(var,vol,input) \
  1214. A_OP(icode, &ptr, iMAC0, A_GPR(var), A_GPR(var), A_GPR(vol), A_EXTIN(input))
  1215. /* emu1212 DSP 0 and DSP 1 Capture */
  1216. if (emu->card_capabilities->emu_model) {
  1217. if (emu->card_capabilities->ca0108_chip) {
  1218. /* Note:JCD:No longer bit shift lower 16bits to upper 16bits of 32bit value. */
  1219. A_OP(icode, &ptr, iMACINT0, A_GPR(tmp), A_C_00000000, A3_EMU32IN(0x0), A_C_00000001);
  1220. A_OP(icode, &ptr, iMAC0, A_GPR(capture+0), A_GPR(capture+0), A_GPR(gpr), A_GPR(tmp));
  1221. A_OP(icode, &ptr, iMACINT0, A_GPR(tmp), A_C_00000000, A3_EMU32IN(0x1), A_C_00000001);
  1222. A_OP(icode, &ptr, iMAC0, A_GPR(capture+1), A_GPR(capture+1), A_GPR(gpr), A_GPR(tmp));
  1223. } else {
  1224. A_OP(icode, &ptr, iMAC0, A_GPR(capture+0), A_GPR(capture+0), A_GPR(gpr), A_P16VIN(0x0));
  1225. A_OP(icode, &ptr, iMAC0, A_GPR(capture+1), A_GPR(capture+1), A_GPR(gpr+1), A_P16VIN(0x1));
  1226. }
  1227. snd_emu10k1_init_stereo_control(&controls[nctl++], "EMU Capture Volume", gpr, 0);
  1228. gpr += 2;
  1229. }
  1230. /* AC'97 Playback Volume - used only for mic (renamed later) */
  1231. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_AC97_L);
  1232. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_AC97_R);
  1233. snd_emu10k1_init_stereo_control(&controls[nctl++], "AMic Playback Volume", gpr, 0);
  1234. gpr += 2;
  1235. /* AC'97 Capture Volume - used only for mic */
  1236. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_AC97_L);
  1237. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_AC97_R);
  1238. snd_emu10k1_init_stereo_control(&controls[nctl++], "Mic Capture Volume", gpr, 0);
  1239. gpr += 2;
  1240. /* mic capture buffer */
  1241. A_OP(icode, &ptr, iINTERP, A_EXTOUT(A_EXTOUT_MIC_CAP), A_EXTIN(A_EXTIN_AC97_L), 0xcd, A_EXTIN(A_EXTIN_AC97_R));
  1242. /* Audigy CD Playback Volume */
  1243. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_SPDIF_CD_L);
  1244. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_SPDIF_CD_R);
  1245. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1246. emu->card_capabilities->ac97_chip ? "Audigy CD Playback Volume" : "CD Playback Volume",
  1247. gpr, 0);
  1248. gpr += 2;
  1249. /* Audigy CD Capture Volume */
  1250. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_SPDIF_CD_L);
  1251. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_SPDIF_CD_R);
  1252. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1253. emu->card_capabilities->ac97_chip ? "Audigy CD Capture Volume" : "CD Capture Volume",
  1254. gpr, 0);
  1255. gpr += 2;
  1256. /* Optical SPDIF Playback Volume */
  1257. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_OPT_SPDIF_L);
  1258. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_OPT_SPDIF_R);
  1259. snd_emu10k1_init_stereo_control(&controls[nctl++], SNDRV_CTL_NAME_IEC958("Optical ",PLAYBACK,VOLUME), gpr, 0);
  1260. gpr += 2;
  1261. /* Optical SPDIF Capture Volume */
  1262. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_OPT_SPDIF_L);
  1263. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_OPT_SPDIF_R);
  1264. snd_emu10k1_init_stereo_control(&controls[nctl++], SNDRV_CTL_NAME_IEC958("Optical ",CAPTURE,VOLUME), gpr, 0);
  1265. gpr += 2;
  1266. /* Line2 Playback Volume */
  1267. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_LINE2_L);
  1268. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_LINE2_R);
  1269. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1270. emu->card_capabilities->ac97_chip ? "Line2 Playback Volume" : "Line Playback Volume",
  1271. gpr, 0);
  1272. gpr += 2;
  1273. /* Line2 Capture Volume */
  1274. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_LINE2_L);
  1275. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_LINE2_R);
  1276. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1277. emu->card_capabilities->ac97_chip ? "Line2 Capture Volume" : "Line Capture Volume",
  1278. gpr, 0);
  1279. gpr += 2;
  1280. /* Philips ADC Playback Volume */
  1281. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_ADC_L);
  1282. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_ADC_R);
  1283. snd_emu10k1_init_stereo_control(&controls[nctl++], "Analog Mix Playback Volume", gpr, 0);
  1284. gpr += 2;
  1285. /* Philips ADC Capture Volume */
  1286. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_ADC_L);
  1287. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_ADC_R);
  1288. snd_emu10k1_init_stereo_control(&controls[nctl++], "Analog Mix Capture Volume", gpr, 0);
  1289. gpr += 2;
  1290. /* Aux2 Playback Volume */
  1291. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_AUX2_L);
  1292. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_AUX2_R);
  1293. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1294. emu->card_capabilities->ac97_chip ? "Aux2 Playback Volume" : "Aux Playback Volume",
  1295. gpr, 0);
  1296. gpr += 2;
  1297. /* Aux2 Capture Volume */
  1298. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_AUX2_L);
  1299. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_AUX2_R);
  1300. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1301. emu->card_capabilities->ac97_chip ? "Aux2 Capture Volume" : "Aux Capture Volume",
  1302. gpr, 0);
  1303. gpr += 2;
  1304. /* Stereo Mix Front Playback Volume */
  1305. A_OP(icode, &ptr, iMAC0, A_GPR(playback), A_GPR(playback), A_GPR(gpr), A_GPR(stereo_mix));
  1306. A_OP(icode, &ptr, iMAC0, A_GPR(playback+1), A_GPR(playback+1), A_GPR(gpr+1), A_GPR(stereo_mix+1));
  1307. snd_emu10k1_init_stereo_control(&controls[nctl++], "Front Playback Volume", gpr, 100);
  1308. gpr += 2;
  1309. /* Stereo Mix Surround Playback */
  1310. A_OP(icode, &ptr, iMAC0, A_GPR(playback+2), A_GPR(playback+2), A_GPR(gpr), A_GPR(stereo_mix));
  1311. A_OP(icode, &ptr, iMAC0, A_GPR(playback+3), A_GPR(playback+3), A_GPR(gpr+1), A_GPR(stereo_mix+1));
  1312. snd_emu10k1_init_stereo_control(&controls[nctl++], "Surround Playback Volume", gpr, 0);
  1313. gpr += 2;
  1314. /* Stereo Mix Center Playback */
  1315. /* Center = sub = Left/2 + Right/2 */
  1316. A_OP(icode, &ptr, iINTERP, A_GPR(tmp), A_GPR(stereo_mix), 0xcd, A_GPR(stereo_mix+1));
  1317. A_OP(icode, &ptr, iMAC0, A_GPR(playback+4), A_GPR(playback+4), A_GPR(gpr), A_GPR(tmp));
  1318. snd_emu10k1_init_mono_control(&controls[nctl++], "Center Playback Volume", gpr, 0);
  1319. gpr++;
  1320. /* Stereo Mix LFE Playback */
  1321. A_OP(icode, &ptr, iMAC0, A_GPR(playback+5), A_GPR(playback+5), A_GPR(gpr), A_GPR(tmp));
  1322. snd_emu10k1_init_mono_control(&controls[nctl++], "LFE Playback Volume", gpr, 0);
  1323. gpr++;
  1324. if (emu->card_capabilities->spk71) {
  1325. /* Stereo Mix Side Playback */
  1326. A_OP(icode, &ptr, iMAC0, A_GPR(playback+6), A_GPR(playback+6), A_GPR(gpr), A_GPR(stereo_mix));
  1327. A_OP(icode, &ptr, iMAC0, A_GPR(playback+7), A_GPR(playback+7), A_GPR(gpr+1), A_GPR(stereo_mix+1));
  1328. snd_emu10k1_init_stereo_control(&controls[nctl++], "Side Playback Volume", gpr, 0);
  1329. gpr += 2;
  1330. }
  1331. /*
  1332. * outputs
  1333. */
  1334. #define A_PUT_OUTPUT(out,src) A_OP(icode, &ptr, iACC3, A_EXTOUT(out), A_C_00000000, A_C_00000000, A_GPR(src))
  1335. #define A_PUT_STEREO_OUTPUT(out1,out2,src) \
  1336. {A_PUT_OUTPUT(out1,src); A_PUT_OUTPUT(out2,src+1);}
  1337. #define _A_SWITCH(icode, ptr, dst, src, sw) \
  1338. A_OP((icode), ptr, iMACINT0, dst, A_C_00000000, src, sw);
  1339. #define A_SWITCH(icode, ptr, dst, src, sw) \
  1340. _A_SWITCH(icode, ptr, A_GPR(dst), A_GPR(src), A_GPR(sw))
  1341. #define _A_SWITCH_NEG(icode, ptr, dst, src) \
  1342. A_OP((icode), ptr, iANDXOR, dst, src, A_C_00000001, A_C_00000001);
  1343. #define A_SWITCH_NEG(icode, ptr, dst, src) \
  1344. _A_SWITCH_NEG(icode, ptr, A_GPR(dst), A_GPR(src))
  1345. /*
  1346. * Process tone control
  1347. */
  1348. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 0), A_GPR(playback + 0), A_C_00000000, A_C_00000000); /* left */
  1349. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 1), A_GPR(playback + 1), A_C_00000000, A_C_00000000); /* right */
  1350. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 2), A_GPR(playback + 2), A_C_00000000, A_C_00000000); /* rear left */
  1351. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 3), A_GPR(playback + 3), A_C_00000000, A_C_00000000); /* rear right */
  1352. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4), A_GPR(playback + 4), A_C_00000000, A_C_00000000); /* center */
  1353. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 5), A_GPR(playback + 5), A_C_00000000, A_C_00000000); /* LFE */
  1354. if (emu->card_capabilities->spk71) {
  1355. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 6), A_GPR(playback + 6), A_C_00000000, A_C_00000000); /* side left */
  1356. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 7), A_GPR(playback + 7), A_C_00000000, A_C_00000000); /* side right */
  1357. }
  1358. ctl = &controls[nctl + 0];
  1359. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1360. strcpy(ctl->id.name, "Tone Control - Bass");
  1361. ctl->vcount = 2;
  1362. ctl->count = 10;
  1363. ctl->min = 0;
  1364. ctl->max = 40;
  1365. ctl->value[0] = ctl->value[1] = 20;
  1366. ctl->translation = EMU10K1_GPR_TRANSLATION_BASS;
  1367. ctl = &controls[nctl + 1];
  1368. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1369. strcpy(ctl->id.name, "Tone Control - Treble");
  1370. ctl->vcount = 2;
  1371. ctl->count = 10;
  1372. ctl->min = 0;
  1373. ctl->max = 40;
  1374. ctl->value[0] = ctl->value[1] = 20;
  1375. ctl->translation = EMU10K1_GPR_TRANSLATION_TREBLE;
  1376. #define BASS_GPR 0x8c
  1377. #define TREBLE_GPR 0x96
  1378. for (z = 0; z < 5; z++) {
  1379. int j;
  1380. for (j = 0; j < 2; j++) {
  1381. controls[nctl + 0].gpr[z * 2 + j] = BASS_GPR + z * 2 + j;
  1382. controls[nctl + 1].gpr[z * 2 + j] = TREBLE_GPR + z * 2 + j;
  1383. }
  1384. }
  1385. for (z = 0; z < 4; z++) { /* front/rear/center-lfe/side */
  1386. int j, k, l, d;
  1387. for (j = 0; j < 2; j++) { /* left/right */
  1388. k = 0xb0 + (z * 8) + (j * 4);
  1389. l = 0xe0 + (z * 8) + (j * 4);
  1390. d = playback + SND_EMU10K1_PLAYBACK_CHANNELS + z * 2 + j;
  1391. A_OP(icode, &ptr, iMAC0, A_C_00000000, A_C_00000000, A_GPR(d), A_GPR(BASS_GPR + 0 + j));
  1392. A_OP(icode, &ptr, iMACMV, A_GPR(k+1), A_GPR(k), A_GPR(k+1), A_GPR(BASS_GPR + 4 + j));
  1393. A_OP(icode, &ptr, iMACMV, A_GPR(k), A_GPR(d), A_GPR(k), A_GPR(BASS_GPR + 2 + j));
  1394. A_OP(icode, &ptr, iMACMV, A_GPR(k+3), A_GPR(k+2), A_GPR(k+3), A_GPR(BASS_GPR + 8 + j));
  1395. A_OP(icode, &ptr, iMAC0, A_GPR(k+2), A_GPR_ACCU, A_GPR(k+2), A_GPR(BASS_GPR + 6 + j));
  1396. A_OP(icode, &ptr, iACC3, A_GPR(k+2), A_GPR(k+2), A_GPR(k+2), A_C_00000000);
  1397. A_OP(icode, &ptr, iMAC0, A_C_00000000, A_C_00000000, A_GPR(k+2), A_GPR(TREBLE_GPR + 0 + j));
  1398. A_OP(icode, &ptr, iMACMV, A_GPR(l+1), A_GPR(l), A_GPR(l+1), A_GPR(TREBLE_GPR + 4 + j));
  1399. A_OP(icode, &ptr, iMACMV, A_GPR(l), A_GPR(k+2), A_GPR(l), A_GPR(TREBLE_GPR + 2 + j));
  1400. A_OP(icode, &ptr, iMACMV, A_GPR(l+3), A_GPR(l+2), A_GPR(l+3), A_GPR(TREBLE_GPR + 8 + j));
  1401. A_OP(icode, &ptr, iMAC0, A_GPR(l+2), A_GPR_ACCU, A_GPR(l+2), A_GPR(TREBLE_GPR + 6 + j));
  1402. A_OP(icode, &ptr, iMACINT0, A_GPR(l+2), A_C_00000000, A_GPR(l+2), A_C_00000010);
  1403. A_OP(icode, &ptr, iACC3, A_GPR(d), A_GPR(l+2), A_C_00000000, A_C_00000000);
  1404. if (z == 2) /* center */
  1405. break;
  1406. }
  1407. }
  1408. nctl += 2;
  1409. #undef BASS_GPR
  1410. #undef TREBLE_GPR
  1411. for (z = 0; z < 8; z++) {
  1412. A_SWITCH(icode, &ptr, tmp + 0, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, gpr + 0);
  1413. A_SWITCH_NEG(icode, &ptr, tmp + 1, gpr + 0);
  1414. A_SWITCH(icode, &ptr, tmp + 1, playback + z, tmp + 1);
  1415. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), A_GPR(tmp + 0), A_GPR(tmp + 1), A_C_00000000);
  1416. }
  1417. snd_emu10k1_init_stereo_onoff_control(controls + nctl++, "Tone Control - Switch", gpr, 0);
  1418. gpr += 2;
  1419. /* Master volume (will be renamed later) */
  1420. A_OP(icode, &ptr, iMAC0, A_GPR(playback+0+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+0+SND_EMU10K1_PLAYBACK_CHANNELS));
  1421. A_OP(icode, &ptr, iMAC0, A_GPR(playback+1+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+1+SND_EMU10K1_PLAYBACK_CHANNELS));
  1422. A_OP(icode, &ptr, iMAC0, A_GPR(playback+2+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+2+SND_EMU10K1_PLAYBACK_CHANNELS));
  1423. A_OP(icode, &ptr, iMAC0, A_GPR(playback+3+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+3+SND_EMU10K1_PLAYBACK_CHANNELS));
  1424. A_OP(icode, &ptr, iMAC0, A_GPR(playback+4+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+4+SND_EMU10K1_PLAYBACK_CHANNELS));
  1425. A_OP(icode, &ptr, iMAC0, A_GPR(playback+5+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+5+SND_EMU10K1_PLAYBACK_CHANNELS));
  1426. A_OP(icode, &ptr, iMAC0, A_GPR(playback+6+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+6+SND_EMU10K1_PLAYBACK_CHANNELS));
  1427. A_OP(icode, &ptr, iMAC0, A_GPR(playback+7+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+7+SND_EMU10K1_PLAYBACK_CHANNELS));
  1428. snd_emu10k1_init_mono_control(&controls[nctl++], "Wave Master Playback Volume", gpr, 0);
  1429. gpr += 2;
  1430. /* analog speakers */
  1431. A_PUT_STEREO_OUTPUT(A_EXTOUT_AFRONT_L, A_EXTOUT_AFRONT_R, playback + SND_EMU10K1_PLAYBACK_CHANNELS);
  1432. A_PUT_STEREO_OUTPUT(A_EXTOUT_AREAR_L, A_EXTOUT_AREAR_R, playback+2 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1433. A_PUT_OUTPUT(A_EXTOUT_ACENTER, playback+4 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1434. A_PUT_OUTPUT(A_EXTOUT_ALFE, playback+5 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1435. if (emu->card_capabilities->spk71)
  1436. A_PUT_STEREO_OUTPUT(A_EXTOUT_ASIDE_L, A_EXTOUT_ASIDE_R, playback+6 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1437. /* headphone */
  1438. A_PUT_STEREO_OUTPUT(A_EXTOUT_HEADPHONE_L, A_EXTOUT_HEADPHONE_R, playback + SND_EMU10K1_PLAYBACK_CHANNELS);
  1439. /* digital outputs */
  1440. /* A_PUT_STEREO_OUTPUT(A_EXTOUT_FRONT_L, A_EXTOUT_FRONT_R, playback + SND_EMU10K1_PLAYBACK_CHANNELS); */
  1441. if (emu->card_capabilities->emu_model) {
  1442. /* EMU1010 Outputs from PCM Front, Rear, Center, LFE, Side */
  1443. dev_info(emu->card->dev, "EMU outputs on\n");
  1444. for (z = 0; z < 8; z++) {
  1445. if (emu->card_capabilities->ca0108_chip) {
  1446. A_OP(icode, &ptr, iACC3, A3_EMU32OUT(z), A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), A_C_00000000, A_C_00000000);
  1447. } else {
  1448. A_OP(icode, &ptr, iACC3, A_EMU32OUTL(z), A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), A_C_00000000, A_C_00000000);
  1449. }
  1450. }
  1451. }
  1452. /* IEC958 Optical Raw Playback Switch */
  1453. gpr_map[gpr++] = 0;
  1454. gpr_map[gpr++] = 0x1008;
  1455. gpr_map[gpr++] = 0xffff0000;
  1456. for (z = 0; z < 2; z++) {
  1457. A_OP(icode, &ptr, iMAC0, A_GPR(tmp + 2), A_FXBUS(FXBUS_PT_LEFT + z), A_C_00000000, A_C_00000000);
  1458. A_OP(icode, &ptr, iSKIP, A_GPR_COND, A_GPR_COND, A_GPR(gpr - 2), A_C_00000001);
  1459. A_OP(icode, &ptr, iACC3, A_GPR(tmp + 2), A_C_00000000, A_C_00010000, A_GPR(tmp + 2));
  1460. A_OP(icode, &ptr, iANDXOR, A_GPR(tmp + 2), A_GPR(tmp + 2), A_GPR(gpr - 1), A_C_00000000);
  1461. A_SWITCH(icode, &ptr, tmp + 0, tmp + 2, gpr + z);
  1462. A_SWITCH_NEG(icode, &ptr, tmp + 1, gpr + z);
  1463. A_SWITCH(icode, &ptr, tmp + 1, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, tmp + 1);
  1464. if ((z==1) && (emu->card_capabilities->spdif_bug)) {
  1465. /* Due to a SPDIF output bug on some Audigy cards, this code delays the Right channel by 1 sample */
  1466. dev_info(emu->card->dev,
  1467. "Installing spdif_bug patch: %s\n",
  1468. emu->card_capabilities->name);
  1469. A_OP(icode, &ptr, iACC3, A_EXTOUT(A_EXTOUT_FRONT_L + z), A_GPR(gpr - 3), A_C_00000000, A_C_00000000);
  1470. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 3), A_GPR(tmp + 0), A_GPR(tmp + 1), A_C_00000000);
  1471. } else {
  1472. A_OP(icode, &ptr, iACC3, A_EXTOUT(A_EXTOUT_FRONT_L + z), A_GPR(tmp + 0), A_GPR(tmp + 1), A_C_00000000);
  1473. }
  1474. }
  1475. snd_emu10k1_init_stereo_onoff_control(controls + nctl++, SNDRV_CTL_NAME_IEC958("Optical Raw ",PLAYBACK,SWITCH), gpr, 0);
  1476. gpr += 2;
  1477. A_PUT_STEREO_OUTPUT(A_EXTOUT_REAR_L, A_EXTOUT_REAR_R, playback+2 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1478. A_PUT_OUTPUT(A_EXTOUT_CENTER, playback+4 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1479. A_PUT_OUTPUT(A_EXTOUT_LFE, playback+5 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1480. /* ADC buffer */
  1481. #ifdef EMU10K1_CAPTURE_DIGITAL_OUT
  1482. A_PUT_STEREO_OUTPUT(A_EXTOUT_ADC_CAP_L, A_EXTOUT_ADC_CAP_R, playback + SND_EMU10K1_PLAYBACK_CHANNELS);
  1483. #else
  1484. A_PUT_OUTPUT(A_EXTOUT_ADC_CAP_L, capture);
  1485. A_PUT_OUTPUT(A_EXTOUT_ADC_CAP_R, capture+1);
  1486. #endif
  1487. if (emu->card_capabilities->emu_model) {
  1488. if (emu->card_capabilities->ca0108_chip) {
  1489. dev_info(emu->card->dev, "EMU2 inputs on\n");
  1490. for (z = 0; z < 0x10; z++) {
  1491. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp,
  1492. bit_shifter16,
  1493. A3_EMU32IN(z),
  1494. A_FXBUS2(z*2) );
  1495. }
  1496. } else {
  1497. dev_info(emu->card->dev, "EMU inputs on\n");
  1498. /* Capture 16 (originally 8) channels of S32_LE sound */
  1499. /*
  1500. dev_dbg(emu->card->dev, "emufx.c: gpr=0x%x, tmp=0x%x\n",
  1501. gpr, tmp);
  1502. */
  1503. /* For the EMU1010: How to get 32bit values from the DSP. High 16bits into L, low 16bits into R. */
  1504. /* A_P16VIN(0) is delayed by one sample,
  1505. * so all other A_P16VIN channels will need to also be delayed
  1506. */
  1507. /* Left ADC in. 1 of 2 */
  1508. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_P16VIN(0x0), A_FXBUS2(0) );
  1509. /* Right ADC in 1 of 2 */
  1510. gpr_map[gpr++] = 0x00000000;
  1511. /* Delaying by one sample: instead of copying the input
  1512. * value A_P16VIN to output A_FXBUS2 as in the first channel,
  1513. * we use an auxiliary register, delaying the value by one
  1514. * sample
  1515. */
  1516. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(2) );
  1517. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x1), A_C_00000000, A_C_00000000);
  1518. gpr_map[gpr++] = 0x00000000;
  1519. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(4) );
  1520. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x2), A_C_00000000, A_C_00000000);
  1521. gpr_map[gpr++] = 0x00000000;
  1522. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(6) );
  1523. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x3), A_C_00000000, A_C_00000000);
  1524. /* For 96kHz mode */
  1525. /* Left ADC in. 2 of 2 */
  1526. gpr_map[gpr++] = 0x00000000;
  1527. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(0x8) );
  1528. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x4), A_C_00000000, A_C_00000000);
  1529. /* Right ADC in 2 of 2 */
  1530. gpr_map[gpr++] = 0x00000000;
  1531. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(0xa) );
  1532. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x5), A_C_00000000, A_C_00000000);
  1533. gpr_map[gpr++] = 0x00000000;
  1534. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(0xc) );
  1535. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x6), A_C_00000000, A_C_00000000);
  1536. gpr_map[gpr++] = 0x00000000;
  1537. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(0xe) );
  1538. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x7), A_C_00000000, A_C_00000000);
  1539. /* Pavel Hofman - we still have voices, A_FXBUS2s, and
  1540. * A_P16VINs available -
  1541. * let's add 8 more capture channels - total of 16
  1542. */
  1543. gpr_map[gpr++] = 0x00000000;
  1544. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1545. bit_shifter16,
  1546. A_GPR(gpr - 1),
  1547. A_FXBUS2(0x10));
  1548. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x8),
  1549. A_C_00000000, A_C_00000000);
  1550. gpr_map[gpr++] = 0x00000000;
  1551. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1552. bit_shifter16,
  1553. A_GPR(gpr - 1),
  1554. A_FXBUS2(0x12));
  1555. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x9),
  1556. A_C_00000000, A_C_00000000);
  1557. gpr_map[gpr++] = 0x00000000;
  1558. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1559. bit_shifter16,
  1560. A_GPR(gpr - 1),
  1561. A_FXBUS2(0x14));
  1562. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xa),
  1563. A_C_00000000, A_C_00000000);
  1564. gpr_map[gpr++] = 0x00000000;
  1565. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1566. bit_shifter16,
  1567. A_GPR(gpr - 1),
  1568. A_FXBUS2(0x16));
  1569. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xb),
  1570. A_C_00000000, A_C_00000000);
  1571. gpr_map[gpr++] = 0x00000000;
  1572. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1573. bit_shifter16,
  1574. A_GPR(gpr - 1),
  1575. A_FXBUS2(0x18));
  1576. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xc),
  1577. A_C_00000000, A_C_00000000);
  1578. gpr_map[gpr++] = 0x00000000;
  1579. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1580. bit_shifter16,
  1581. A_GPR(gpr - 1),
  1582. A_FXBUS2(0x1a));
  1583. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xd),
  1584. A_C_00000000, A_C_00000000);
  1585. gpr_map[gpr++] = 0x00000000;
  1586. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1587. bit_shifter16,
  1588. A_GPR(gpr - 1),
  1589. A_FXBUS2(0x1c));
  1590. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xe),
  1591. A_C_00000000, A_C_00000000);
  1592. gpr_map[gpr++] = 0x00000000;
  1593. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1594. bit_shifter16,
  1595. A_GPR(gpr - 1),
  1596. A_FXBUS2(0x1e));
  1597. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xf),
  1598. A_C_00000000, A_C_00000000);
  1599. }
  1600. #if 0
  1601. for (z = 4; z < 8; z++) {
  1602. A_OP(icode, &ptr, iACC3, A_FXBUS2(z), A_C_00000000, A_C_00000000, A_C_00000000);
  1603. }
  1604. for (z = 0xc; z < 0x10; z++) {
  1605. A_OP(icode, &ptr, iACC3, A_FXBUS2(z), A_C_00000000, A_C_00000000, A_C_00000000);
  1606. }
  1607. #endif
  1608. } else {
  1609. /* EFX capture - capture the 16 EXTINs */
  1610. /* Capture 16 channels of S16_LE sound */
  1611. for (z = 0; z < 16; z++) {
  1612. A_OP(icode, &ptr, iACC3, A_FXBUS2(z), A_C_00000000, A_C_00000000, A_EXTIN(z));
  1613. }
  1614. }
  1615. #endif /* JCD test */
  1616. /*
  1617. * ok, set up done..
  1618. */
  1619. if (gpr > tmp) {
  1620. snd_BUG();
  1621. err = -EIO;
  1622. goto __err;
  1623. }
  1624. /* clear remaining instruction memory */
  1625. while (ptr < 0x400)
  1626. A_OP(icode, &ptr, 0x0f, 0xc0, 0xc0, 0xcf, 0xc0);
  1627. icode->gpr_add_control_count = nctl;
  1628. icode->gpr_add_controls = (struct snd_emu10k1_fx8010_control_gpr __user *)controls;
  1629. emu->support_tlv = 1; /* support TLV */
  1630. err = snd_emu10k1_icode_poke(emu, icode, true);
  1631. emu->support_tlv = 0; /* clear again */
  1632. __err:
  1633. kfree(controls);
  1634. __err_ctrls:
  1635. kfree((void __force *)icode->gpr_map);
  1636. __err_gpr:
  1637. kfree(icode);
  1638. return err;
  1639. }
  1640. /*
  1641. * initial DSP configuration for Emu10k1
  1642. */
  1643. /* when volume = max, then copy only to avoid volume modification */
  1644. /* with iMAC0 (negative values) */
  1645. static void _volume(struct snd_emu10k1_fx8010_code *icode, u32 *ptr, u32 dst, u32 src, u32 vol)
  1646. {
  1647. OP(icode, ptr, iMAC0, dst, C_00000000, src, vol);
  1648. OP(icode, ptr, iANDXOR, C_00000000, vol, C_ffffffff, C_7fffffff);
  1649. OP(icode, ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000001);
  1650. OP(icode, ptr, iACC3, dst, src, C_00000000, C_00000000);
  1651. }
  1652. static void _volume_add(struct snd_emu10k1_fx8010_code *icode, u32 *ptr, u32 dst, u32 src, u32 vol)
  1653. {
  1654. OP(icode, ptr, iANDXOR, C_00000000, vol, C_ffffffff, C_7fffffff);
  1655. OP(icode, ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000002);
  1656. OP(icode, ptr, iMACINT0, dst, dst, src, C_00000001);
  1657. OP(icode, ptr, iSKIP, C_00000000, C_7fffffff, C_7fffffff, C_00000001);
  1658. OP(icode, ptr, iMAC0, dst, dst, src, vol);
  1659. }
  1660. static void _volume_out(struct snd_emu10k1_fx8010_code *icode, u32 *ptr, u32 dst, u32 src, u32 vol)
  1661. {
  1662. OP(icode, ptr, iANDXOR, C_00000000, vol, C_ffffffff, C_7fffffff);
  1663. OP(icode, ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000002);
  1664. OP(icode, ptr, iACC3, dst, src, C_00000000, C_00000000);
  1665. OP(icode, ptr, iSKIP, C_00000000, C_7fffffff, C_7fffffff, C_00000001);
  1666. OP(icode, ptr, iMAC0, dst, C_00000000, src, vol);
  1667. }
  1668. #define VOLUME(icode, ptr, dst, src, vol) \
  1669. _volume(icode, ptr, GPR(dst), GPR(src), GPR(vol))
  1670. #define VOLUME_IN(icode, ptr, dst, src, vol) \
  1671. _volume(icode, ptr, GPR(dst), EXTIN(src), GPR(vol))
  1672. #define VOLUME_ADD(icode, ptr, dst, src, vol) \
  1673. _volume_add(icode, ptr, GPR(dst), GPR(src), GPR(vol))
  1674. #define VOLUME_ADDIN(icode, ptr, dst, src, vol) \
  1675. _volume_add(icode, ptr, GPR(dst), EXTIN(src), GPR(vol))
  1676. #define VOLUME_OUT(icode, ptr, dst, src, vol) \
  1677. _volume_out(icode, ptr, EXTOUT(dst), GPR(src), GPR(vol))
  1678. #define _SWITCH(icode, ptr, dst, src, sw) \
  1679. OP((icode), ptr, iMACINT0, dst, C_00000000, src, sw);
  1680. #define SWITCH(icode, ptr, dst, src, sw) \
  1681. _SWITCH(icode, ptr, GPR(dst), GPR(src), GPR(sw))
  1682. #define SWITCH_IN(icode, ptr, dst, src, sw) \
  1683. _SWITCH(icode, ptr, GPR(dst), EXTIN(src), GPR(sw))
  1684. #define _SWITCH_NEG(icode, ptr, dst, src) \
  1685. OP((icode), ptr, iANDXOR, dst, src, C_00000001, C_00000001);
  1686. #define SWITCH_NEG(icode, ptr, dst, src) \
  1687. _SWITCH_NEG(icode, ptr, GPR(dst), GPR(src))
  1688. static int _snd_emu10k1_init_efx(struct snd_emu10k1 *emu)
  1689. {
  1690. int err, i, z, gpr, tmp, playback, capture;
  1691. u32 ptr;
  1692. struct snd_emu10k1_fx8010_code *icode;
  1693. struct snd_emu10k1_fx8010_pcm_rec *ipcm = NULL;
  1694. struct snd_emu10k1_fx8010_control_gpr *controls = NULL, *ctl;
  1695. u32 *gpr_map;
  1696. err = -ENOMEM;
  1697. icode = kzalloc(sizeof(*icode), GFP_KERNEL);
  1698. if (!icode)
  1699. return err;
  1700. icode->gpr_map = (u_int32_t __user *) kcalloc(256 + 160 + 160 + 2 * 512,
  1701. sizeof(u_int32_t), GFP_KERNEL);
  1702. if (!icode->gpr_map)
  1703. goto __err_gpr;
  1704. controls = kcalloc(SND_EMU10K1_GPR_CONTROLS,
  1705. sizeof(struct snd_emu10k1_fx8010_control_gpr),
  1706. GFP_KERNEL);
  1707. if (!controls)
  1708. goto __err_ctrls;
  1709. ipcm = kzalloc(sizeof(*ipcm), GFP_KERNEL);
  1710. if (!ipcm)
  1711. goto __err_ipcm;
  1712. gpr_map = (u32 __force *)icode->gpr_map;
  1713. icode->tram_data_map = icode->gpr_map + 256;
  1714. icode->tram_addr_map = icode->tram_data_map + 160;
  1715. icode->code = icode->tram_addr_map + 160;
  1716. /* clear free GPRs */
  1717. for (i = 0; i < 256; i++)
  1718. set_bit(i, icode->gpr_valid);
  1719. /* clear TRAM data & address lines */
  1720. for (i = 0; i < 160; i++)
  1721. set_bit(i, icode->tram_valid);
  1722. strcpy(icode->name, "SB Live! FX8010 code for ALSA v1.2 by Jaroslav Kysela");
  1723. ptr = 0; i = 0;
  1724. /* we have 12 inputs */
  1725. playback = SND_EMU10K1_INPUTS;
  1726. /* we have 6 playback channels and tone control doubles */
  1727. capture = playback + (SND_EMU10K1_PLAYBACK_CHANNELS * 2);
  1728. gpr = capture + SND_EMU10K1_CAPTURE_CHANNELS;
  1729. tmp = 0x88; /* we need 4 temporary GPR */
  1730. /* from 0x8c to 0xff is the area for tone control */
  1731. /* stop FX processor */
  1732. snd_emu10k1_ptr_write(emu, DBG, 0, (emu->fx8010.dbg = 0) | EMU10K1_DBG_SINGLE_STEP);
  1733. /*
  1734. * Process FX Buses
  1735. */
  1736. OP(icode, &ptr, iMACINT0, GPR(0), C_00000000, FXBUS(FXBUS_PCM_LEFT), C_00000004);
  1737. OP(icode, &ptr, iMACINT0, GPR(1), C_00000000, FXBUS(FXBUS_PCM_RIGHT), C_00000004);
  1738. OP(icode, &ptr, iMACINT0, GPR(2), C_00000000, FXBUS(FXBUS_MIDI_LEFT), C_00000004);
  1739. OP(icode, &ptr, iMACINT0, GPR(3), C_00000000, FXBUS(FXBUS_MIDI_RIGHT), C_00000004);
  1740. OP(icode, &ptr, iMACINT0, GPR(4), C_00000000, FXBUS(FXBUS_PCM_LEFT_REAR), C_00000004);
  1741. OP(icode, &ptr, iMACINT0, GPR(5), C_00000000, FXBUS(FXBUS_PCM_RIGHT_REAR), C_00000004);
  1742. OP(icode, &ptr, iMACINT0, GPR(6), C_00000000, FXBUS(FXBUS_PCM_CENTER), C_00000004);
  1743. OP(icode, &ptr, iMACINT0, GPR(7), C_00000000, FXBUS(FXBUS_PCM_LFE), C_00000004);
  1744. OP(icode, &ptr, iMACINT0, GPR(8), C_00000000, C_00000000, C_00000000); /* S/PDIF left */
  1745. OP(icode, &ptr, iMACINT0, GPR(9), C_00000000, C_00000000, C_00000000); /* S/PDIF right */
  1746. OP(icode, &ptr, iMACINT0, GPR(10), C_00000000, FXBUS(FXBUS_PCM_LEFT_FRONT), C_00000004);
  1747. OP(icode, &ptr, iMACINT0, GPR(11), C_00000000, FXBUS(FXBUS_PCM_RIGHT_FRONT), C_00000004);
  1748. /* Raw S/PDIF PCM */
  1749. ipcm->substream = 0;
  1750. ipcm->channels = 2;
  1751. ipcm->tram_start = 0;
  1752. ipcm->buffer_size = (64 * 1024) / 2;
  1753. ipcm->gpr_size = gpr++;
  1754. ipcm->gpr_ptr = gpr++;
  1755. ipcm->gpr_count = gpr++;
  1756. ipcm->gpr_tmpcount = gpr++;
  1757. ipcm->gpr_trigger = gpr++;
  1758. ipcm->gpr_running = gpr++;
  1759. ipcm->etram[0] = 0;
  1760. ipcm->etram[1] = 1;
  1761. gpr_map[gpr + 0] = 0xfffff000;
  1762. gpr_map[gpr + 1] = 0xffff0000;
  1763. gpr_map[gpr + 2] = 0x70000000;
  1764. gpr_map[gpr + 3] = 0x00000007;
  1765. gpr_map[gpr + 4] = 0x001f << 11;
  1766. gpr_map[gpr + 5] = 0x001c << 11;
  1767. gpr_map[gpr + 6] = (0x22 - 0x01) - 1; /* skip at 01 to 22 */
  1768. gpr_map[gpr + 7] = (0x22 - 0x06) - 1; /* skip at 06 to 22 */
  1769. gpr_map[gpr + 8] = 0x2000000 + (2<<11);
  1770. gpr_map[gpr + 9] = 0x4000000 + (2<<11);
  1771. gpr_map[gpr + 10] = 1<<11;
  1772. gpr_map[gpr + 11] = (0x24 - 0x0a) - 1; /* skip at 0a to 24 */
  1773. gpr_map[gpr + 12] = 0;
  1774. /* if the trigger flag is not set, skip */
  1775. /* 00: */ OP(icode, &ptr, iMAC0, C_00000000, GPR(ipcm->gpr_trigger), C_00000000, C_00000000);
  1776. /* 01: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_ZERO, GPR(gpr + 6));
  1777. /* if the running flag is set, we're running */
  1778. /* 02: */ OP(icode, &ptr, iMAC0, C_00000000, GPR(ipcm->gpr_running), C_00000000, C_00000000);
  1779. /* 03: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000004);
  1780. /* wait until ((GPR_DBAC>>11) & 0x1f) == 0x1c) */
  1781. /* 04: */ OP(icode, &ptr, iANDXOR, GPR(tmp + 0), GPR_DBAC, GPR(gpr + 4), C_00000000);
  1782. /* 05: */ OP(icode, &ptr, iMACINT0, C_00000000, GPR(tmp + 0), C_ffffffff, GPR(gpr + 5));
  1783. /* 06: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, GPR(gpr + 7));
  1784. /* 07: */ OP(icode, &ptr, iACC3, GPR(gpr + 12), C_00000010, C_00000001, C_00000000);
  1785. /* 08: */ OP(icode, &ptr, iANDXOR, GPR(ipcm->gpr_running), GPR(ipcm->gpr_running), C_00000000, C_00000001);
  1786. /* 09: */ OP(icode, &ptr, iACC3, GPR(gpr + 12), GPR(gpr + 12), C_ffffffff, C_00000000);
  1787. /* 0a: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, GPR(gpr + 11));
  1788. /* 0b: */ OP(icode, &ptr, iACC3, GPR(gpr + 12), C_00000001, C_00000000, C_00000000);
  1789. /* 0c: */ OP(icode, &ptr, iANDXOR, GPR(tmp + 0), ETRAM_DATA(ipcm->etram[0]), GPR(gpr + 0), C_00000000);
  1790. /* 0d: */ OP(icode, &ptr, iLOG, GPR(tmp + 0), GPR(tmp + 0), GPR(gpr + 3), C_00000000);
  1791. /* 0e: */ OP(icode, &ptr, iANDXOR, GPR(8), GPR(tmp + 0), GPR(gpr + 1), GPR(gpr + 2));
  1792. /* 0f: */ OP(icode, &ptr, iSKIP, C_00000000, GPR_COND, CC_REG_MINUS, C_00000001);
  1793. /* 10: */ OP(icode, &ptr, iANDXOR, GPR(8), GPR(8), GPR(gpr + 1), GPR(gpr + 2));
  1794. /* 11: */ OP(icode, &ptr, iANDXOR, GPR(tmp + 0), ETRAM_DATA(ipcm->etram[1]), GPR(gpr + 0), C_00000000);
  1795. /* 12: */ OP(icode, &ptr, iLOG, GPR(tmp + 0), GPR(tmp + 0), GPR(gpr + 3), C_00000000);
  1796. /* 13: */ OP(icode, &ptr, iANDXOR, GPR(9), GPR(tmp + 0), GPR(gpr + 1), GPR(gpr + 2));
  1797. /* 14: */ OP(icode, &ptr, iSKIP, C_00000000, GPR_COND, CC_REG_MINUS, C_00000001);
  1798. /* 15: */ OP(icode, &ptr, iANDXOR, GPR(9), GPR(9), GPR(gpr + 1), GPR(gpr + 2));
  1799. /* 16: */ OP(icode, &ptr, iACC3, GPR(tmp + 0), GPR(ipcm->gpr_ptr), C_00000001, C_00000000);
  1800. /* 17: */ OP(icode, &ptr, iMACINT0, C_00000000, GPR(tmp + 0), C_ffffffff, GPR(ipcm->gpr_size));
  1801. /* 18: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_MINUS, C_00000001);
  1802. /* 19: */ OP(icode, &ptr, iACC3, GPR(tmp + 0), C_00000000, C_00000000, C_00000000);
  1803. /* 1a: */ OP(icode, &ptr, iACC3, GPR(ipcm->gpr_ptr), GPR(tmp + 0), C_00000000, C_00000000);
  1804. /* 1b: */ OP(icode, &ptr, iACC3, GPR(ipcm->gpr_tmpcount), GPR(ipcm->gpr_tmpcount), C_ffffffff, C_00000000);
  1805. /* 1c: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000002);
  1806. /* 1d: */ OP(icode, &ptr, iACC3, GPR(ipcm->gpr_tmpcount), GPR(ipcm->gpr_count), C_00000000, C_00000000);
  1807. /* 1e: */ OP(icode, &ptr, iACC3, GPR_IRQ, C_80000000, C_00000000, C_00000000);
  1808. /* 1f: */ OP(icode, &ptr, iANDXOR, GPR(ipcm->gpr_running), GPR(ipcm->gpr_running), C_00000001, C_00010000);
  1809. /* 20: */ OP(icode, &ptr, iANDXOR, GPR(ipcm->gpr_running), GPR(ipcm->gpr_running), C_00010000, C_00000001);
  1810. /* 21: */ OP(icode, &ptr, iSKIP, C_00000000, C_7fffffff, C_7fffffff, C_00000002);
  1811. /* 22: */ OP(icode, &ptr, iMACINT1, ETRAM_ADDR(ipcm->etram[0]), GPR(gpr + 8), GPR_DBAC, C_ffffffff);
  1812. /* 23: */ OP(icode, &ptr, iMACINT1, ETRAM_ADDR(ipcm->etram[1]), GPR(gpr + 9), GPR_DBAC, C_ffffffff);
  1813. /* 24: */
  1814. gpr += 13;
  1815. /* Wave Playback Volume */
  1816. for (z = 0; z < 2; z++)
  1817. VOLUME(icode, &ptr, playback + z, z, gpr + z);
  1818. snd_emu10k1_init_stereo_control(controls + i++, "Wave Playback Volume", gpr, 100);
  1819. gpr += 2;
  1820. /* Wave Surround Playback Volume */
  1821. for (z = 0; z < 2; z++)
  1822. VOLUME(icode, &ptr, playback + 2 + z, z, gpr + z);
  1823. snd_emu10k1_init_stereo_control(controls + i++, "Wave Surround Playback Volume", gpr, 0);
  1824. gpr += 2;
  1825. /* Wave Center/LFE Playback Volume */
  1826. OP(icode, &ptr, iACC3, GPR(tmp + 0), FXBUS(FXBUS_PCM_LEFT), FXBUS(FXBUS_PCM_RIGHT), C_00000000);
  1827. OP(icode, &ptr, iMACINT0, GPR(tmp + 0), C_00000000, GPR(tmp + 0), C_00000002);
  1828. VOLUME(icode, &ptr, playback + 4, tmp + 0, gpr);
  1829. snd_emu10k1_init_mono_control(controls + i++, "Wave Center Playback Volume", gpr++, 0);
  1830. VOLUME(icode, &ptr, playback + 5, tmp + 0, gpr);
  1831. snd_emu10k1_init_mono_control(controls + i++, "Wave LFE Playback Volume", gpr++, 0);
  1832. /* Wave Capture Volume + Switch */
  1833. for (z = 0; z < 2; z++) {
  1834. SWITCH(icode, &ptr, tmp + 0, z, gpr + 2 + z);
  1835. VOLUME(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1836. }
  1837. snd_emu10k1_init_stereo_control(controls + i++, "Wave Capture Volume", gpr, 0);
  1838. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Wave Capture Switch", gpr + 2, 0);
  1839. gpr += 4;
  1840. /* Synth Playback Volume */
  1841. for (z = 0; z < 2; z++)
  1842. VOLUME_ADD(icode, &ptr, playback + z, 2 + z, gpr + z);
  1843. snd_emu10k1_init_stereo_control(controls + i++, "Synth Playback Volume", gpr, 100);
  1844. gpr += 2;
  1845. /* Synth Capture Volume + Switch */
  1846. for (z = 0; z < 2; z++) {
  1847. SWITCH(icode, &ptr, tmp + 0, 2 + z, gpr + 2 + z);
  1848. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1849. }
  1850. snd_emu10k1_init_stereo_control(controls + i++, "Synth Capture Volume", gpr, 0);
  1851. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Synth Capture Switch", gpr + 2, 0);
  1852. gpr += 4;
  1853. /* Surround Digital Playback Volume (renamed later without Digital) */
  1854. for (z = 0; z < 2; z++)
  1855. VOLUME_ADD(icode, &ptr, playback + 2 + z, 4 + z, gpr + z);
  1856. snd_emu10k1_init_stereo_control(controls + i++, "Surround Digital Playback Volume", gpr, 100);
  1857. gpr += 2;
  1858. /* Surround Capture Volume + Switch */
  1859. for (z = 0; z < 2; z++) {
  1860. SWITCH(icode, &ptr, tmp + 0, 4 + z, gpr + 2 + z);
  1861. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1862. }
  1863. snd_emu10k1_init_stereo_control(controls + i++, "Surround Capture Volume", gpr, 0);
  1864. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Surround Capture Switch", gpr + 2, 0);
  1865. gpr += 4;
  1866. /* Center Playback Volume (renamed later without Digital) */
  1867. VOLUME_ADD(icode, &ptr, playback + 4, 6, gpr);
  1868. snd_emu10k1_init_mono_control(controls + i++, "Center Digital Playback Volume", gpr++, 100);
  1869. /* LFE Playback Volume + Switch (renamed later without Digital) */
  1870. VOLUME_ADD(icode, &ptr, playback + 5, 7, gpr);
  1871. snd_emu10k1_init_mono_control(controls + i++, "LFE Digital Playback Volume", gpr++, 100);
  1872. /* Front Playback Volume */
  1873. for (z = 0; z < 2; z++)
  1874. VOLUME_ADD(icode, &ptr, playback + z, 10 + z, gpr + z);
  1875. snd_emu10k1_init_stereo_control(controls + i++, "Front Playback Volume", gpr, 100);
  1876. gpr += 2;
  1877. /* Front Capture Volume + Switch */
  1878. for (z = 0; z < 2; z++) {
  1879. SWITCH(icode, &ptr, tmp + 0, 10 + z, gpr + 2);
  1880. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1881. }
  1882. snd_emu10k1_init_stereo_control(controls + i++, "Front Capture Volume", gpr, 0);
  1883. snd_emu10k1_init_mono_onoff_control(controls + i++, "Front Capture Switch", gpr + 2, 0);
  1884. gpr += 3;
  1885. /*
  1886. * Process inputs
  1887. */
  1888. if (emu->fx8010.extin_mask & ((1<<EXTIN_AC97_L)|(1<<EXTIN_AC97_R))) {
  1889. /* AC'97 Playback Volume */
  1890. VOLUME_ADDIN(icode, &ptr, playback + 0, EXTIN_AC97_L, gpr); gpr++;
  1891. VOLUME_ADDIN(icode, &ptr, playback + 1, EXTIN_AC97_R, gpr); gpr++;
  1892. snd_emu10k1_init_stereo_control(controls + i++, "AC97 Playback Volume", gpr-2, 0);
  1893. /* AC'97 Capture Volume */
  1894. VOLUME_ADDIN(icode, &ptr, capture + 0, EXTIN_AC97_L, gpr); gpr++;
  1895. VOLUME_ADDIN(icode, &ptr, capture + 1, EXTIN_AC97_R, gpr); gpr++;
  1896. snd_emu10k1_init_stereo_control(controls + i++, "AC97 Capture Volume", gpr-2, 100);
  1897. }
  1898. if (emu->fx8010.extin_mask & ((1<<EXTIN_SPDIF_CD_L)|(1<<EXTIN_SPDIF_CD_R))) {
  1899. /* IEC958 TTL Playback Volume */
  1900. for (z = 0; z < 2; z++)
  1901. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_SPDIF_CD_L + z, gpr + z);
  1902. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("TTL ",PLAYBACK,VOLUME), gpr, 0);
  1903. gpr += 2;
  1904. /* IEC958 TTL Capture Volume + Switch */
  1905. for (z = 0; z < 2; z++) {
  1906. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_SPDIF_CD_L + z, gpr + 2 + z);
  1907. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1908. }
  1909. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("TTL ",CAPTURE,VOLUME), gpr, 0);
  1910. snd_emu10k1_init_stereo_onoff_control(controls + i++, SNDRV_CTL_NAME_IEC958("TTL ",CAPTURE,SWITCH), gpr + 2, 0);
  1911. gpr += 4;
  1912. }
  1913. if (emu->fx8010.extin_mask & ((1<<EXTIN_ZOOM_L)|(1<<EXTIN_ZOOM_R))) {
  1914. /* Zoom Video Playback Volume */
  1915. for (z = 0; z < 2; z++)
  1916. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_ZOOM_L + z, gpr + z);
  1917. snd_emu10k1_init_stereo_control(controls + i++, "Zoom Video Playback Volume", gpr, 0);
  1918. gpr += 2;
  1919. /* Zoom Video Capture Volume + Switch */
  1920. for (z = 0; z < 2; z++) {
  1921. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_ZOOM_L + z, gpr + 2 + z);
  1922. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1923. }
  1924. snd_emu10k1_init_stereo_control(controls + i++, "Zoom Video Capture Volume", gpr, 0);
  1925. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Zoom Video Capture Switch", gpr + 2, 0);
  1926. gpr += 4;
  1927. }
  1928. if (emu->fx8010.extin_mask & ((1<<EXTIN_TOSLINK_L)|(1<<EXTIN_TOSLINK_R))) {
  1929. /* IEC958 Optical Playback Volume */
  1930. for (z = 0; z < 2; z++)
  1931. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_TOSLINK_L + z, gpr + z);
  1932. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("LiveDrive ",PLAYBACK,VOLUME), gpr, 0);
  1933. gpr += 2;
  1934. /* IEC958 Optical Capture Volume */
  1935. for (z = 0; z < 2; z++) {
  1936. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_TOSLINK_L + z, gpr + 2 + z);
  1937. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1938. }
  1939. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("LiveDrive ",CAPTURE,VOLUME), gpr, 0);
  1940. snd_emu10k1_init_stereo_onoff_control(controls + i++, SNDRV_CTL_NAME_IEC958("LiveDrive ",CAPTURE,SWITCH), gpr + 2, 0);
  1941. gpr += 4;
  1942. }
  1943. if (emu->fx8010.extin_mask & ((1<<EXTIN_LINE1_L)|(1<<EXTIN_LINE1_R))) {
  1944. /* Line LiveDrive Playback Volume */
  1945. for (z = 0; z < 2; z++)
  1946. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_LINE1_L + z, gpr + z);
  1947. snd_emu10k1_init_stereo_control(controls + i++, "Line LiveDrive Playback Volume", gpr, 0);
  1948. gpr += 2;
  1949. /* Line LiveDrive Capture Volume + Switch */
  1950. for (z = 0; z < 2; z++) {
  1951. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_LINE1_L + z, gpr + 2 + z);
  1952. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1953. }
  1954. snd_emu10k1_init_stereo_control(controls + i++, "Line LiveDrive Capture Volume", gpr, 0);
  1955. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Line LiveDrive Capture Switch", gpr + 2, 0);
  1956. gpr += 4;
  1957. }
  1958. if (emu->fx8010.extin_mask & ((1<<EXTIN_COAX_SPDIF_L)|(1<<EXTIN_COAX_SPDIF_R))) {
  1959. /* IEC958 Coax Playback Volume */
  1960. for (z = 0; z < 2; z++)
  1961. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_COAX_SPDIF_L + z, gpr + z);
  1962. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("Coaxial ",PLAYBACK,VOLUME), gpr, 0);
  1963. gpr += 2;
  1964. /* IEC958 Coax Capture Volume + Switch */
  1965. for (z = 0; z < 2; z++) {
  1966. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_COAX_SPDIF_L + z, gpr + 2 + z);
  1967. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1968. }
  1969. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("Coaxial ",CAPTURE,VOLUME), gpr, 0);
  1970. snd_emu10k1_init_stereo_onoff_control(controls + i++, SNDRV_CTL_NAME_IEC958("Coaxial ",CAPTURE,SWITCH), gpr + 2, 0);
  1971. gpr += 4;
  1972. }
  1973. if (emu->fx8010.extin_mask & ((1<<EXTIN_LINE2_L)|(1<<EXTIN_LINE2_R))) {
  1974. /* Line LiveDrive Playback Volume */
  1975. for (z = 0; z < 2; z++)
  1976. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_LINE2_L + z, gpr + z);
  1977. snd_emu10k1_init_stereo_control(controls + i++, "Line2 LiveDrive Playback Volume", gpr, 0);
  1978. controls[i-1].id.index = 1;
  1979. gpr += 2;
  1980. /* Line LiveDrive Capture Volume */
  1981. for (z = 0; z < 2; z++) {
  1982. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_LINE2_L + z, gpr + 2 + z);
  1983. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1984. }
  1985. snd_emu10k1_init_stereo_control(controls + i++, "Line2 LiveDrive Capture Volume", gpr, 0);
  1986. controls[i-1].id.index = 1;
  1987. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Line2 LiveDrive Capture Switch", gpr + 2, 0);
  1988. controls[i-1].id.index = 1;
  1989. gpr += 4;
  1990. }
  1991. /*
  1992. * Process tone control
  1993. */
  1994. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 0), GPR(playback + 0), C_00000000, C_00000000); /* left */
  1995. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 1), GPR(playback + 1), C_00000000, C_00000000); /* right */
  1996. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 2), GPR(playback + 2), C_00000000, C_00000000); /* rear left */
  1997. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 3), GPR(playback + 3), C_00000000, C_00000000); /* rear right */
  1998. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4), GPR(playback + 4), C_00000000, C_00000000); /* center */
  1999. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 5), GPR(playback + 5), C_00000000, C_00000000); /* LFE */
  2000. ctl = &controls[i + 0];
  2001. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  2002. strcpy(ctl->id.name, "Tone Control - Bass");
  2003. ctl->vcount = 2;
  2004. ctl->count = 10;
  2005. ctl->min = 0;
  2006. ctl->max = 40;
  2007. ctl->value[0] = ctl->value[1] = 20;
  2008. ctl->tlv = snd_emu10k1_bass_treble_db_scale;
  2009. ctl->translation = EMU10K1_GPR_TRANSLATION_BASS;
  2010. ctl = &controls[i + 1];
  2011. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  2012. strcpy(ctl->id.name, "Tone Control - Treble");
  2013. ctl->vcount = 2;
  2014. ctl->count = 10;
  2015. ctl->min = 0;
  2016. ctl->max = 40;
  2017. ctl->value[0] = ctl->value[1] = 20;
  2018. ctl->tlv = snd_emu10k1_bass_treble_db_scale;
  2019. ctl->translation = EMU10K1_GPR_TRANSLATION_TREBLE;
  2020. #define BASS_GPR 0x8c
  2021. #define TREBLE_GPR 0x96
  2022. for (z = 0; z < 5; z++) {
  2023. int j;
  2024. for (j = 0; j < 2; j++) {
  2025. controls[i + 0].gpr[z * 2 + j] = BASS_GPR + z * 2 + j;
  2026. controls[i + 1].gpr[z * 2 + j] = TREBLE_GPR + z * 2 + j;
  2027. }
  2028. }
  2029. for (z = 0; z < 3; z++) { /* front/rear/center-lfe */
  2030. int j, k, l, d;
  2031. for (j = 0; j < 2; j++) { /* left/right */
  2032. k = 0xa0 + (z * 8) + (j * 4);
  2033. l = 0xd0 + (z * 8) + (j * 4);
  2034. d = playback + SND_EMU10K1_PLAYBACK_CHANNELS + z * 2 + j;
  2035. OP(icode, &ptr, iMAC0, C_00000000, C_00000000, GPR(d), GPR(BASS_GPR + 0 + j));
  2036. OP(icode, &ptr, iMACMV, GPR(k+1), GPR(k), GPR(k+1), GPR(BASS_GPR + 4 + j));
  2037. OP(icode, &ptr, iMACMV, GPR(k), GPR(d), GPR(k), GPR(BASS_GPR + 2 + j));
  2038. OP(icode, &ptr, iMACMV, GPR(k+3), GPR(k+2), GPR(k+3), GPR(BASS_GPR + 8 + j));
  2039. OP(icode, &ptr, iMAC0, GPR(k+2), GPR_ACCU, GPR(k+2), GPR(BASS_GPR + 6 + j));
  2040. OP(icode, &ptr, iACC3, GPR(k+2), GPR(k+2), GPR(k+2), C_00000000);
  2041. OP(icode, &ptr, iMAC0, C_00000000, C_00000000, GPR(k+2), GPR(TREBLE_GPR + 0 + j));
  2042. OP(icode, &ptr, iMACMV, GPR(l+1), GPR(l), GPR(l+1), GPR(TREBLE_GPR + 4 + j));
  2043. OP(icode, &ptr, iMACMV, GPR(l), GPR(k+2), GPR(l), GPR(TREBLE_GPR + 2 + j));
  2044. OP(icode, &ptr, iMACMV, GPR(l+3), GPR(l+2), GPR(l+3), GPR(TREBLE_GPR + 8 + j));
  2045. OP(icode, &ptr, iMAC0, GPR(l+2), GPR_ACCU, GPR(l+2), GPR(TREBLE_GPR + 6 + j));
  2046. OP(icode, &ptr, iMACINT0, GPR(l+2), C_00000000, GPR(l+2), C_00000010);
  2047. OP(icode, &ptr, iACC3, GPR(d), GPR(l+2), C_00000000, C_00000000);
  2048. if (z == 2) /* center */
  2049. break;
  2050. }
  2051. }
  2052. i += 2;
  2053. #undef BASS_GPR
  2054. #undef TREBLE_GPR
  2055. for (z = 0; z < 6; z++) {
  2056. SWITCH(icode, &ptr, tmp + 0, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, gpr + 0);
  2057. SWITCH_NEG(icode, &ptr, tmp + 1, gpr + 0);
  2058. SWITCH(icode, &ptr, tmp + 1, playback + z, tmp + 1);
  2059. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), GPR(tmp + 0), GPR(tmp + 1), C_00000000);
  2060. }
  2061. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Tone Control - Switch", gpr, 0);
  2062. gpr += 2;
  2063. /*
  2064. * Process outputs
  2065. */
  2066. if (emu->fx8010.extout_mask & ((1<<EXTOUT_AC97_L)|(1<<EXTOUT_AC97_R))) {
  2067. /* AC'97 Playback Volume */
  2068. for (z = 0; z < 2; z++)
  2069. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_L + z), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), C_00000000, C_00000000);
  2070. }
  2071. if (emu->fx8010.extout_mask & ((1<<EXTOUT_TOSLINK_L)|(1<<EXTOUT_TOSLINK_R))) {
  2072. /* IEC958 Optical Raw Playback Switch */
  2073. for (z = 0; z < 2; z++) {
  2074. SWITCH(icode, &ptr, tmp + 0, 8 + z, gpr + z);
  2075. SWITCH_NEG(icode, &ptr, tmp + 1, gpr + z);
  2076. SWITCH(icode, &ptr, tmp + 1, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, tmp + 1);
  2077. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_TOSLINK_L + z), GPR(tmp + 0), GPR(tmp + 1), C_00000000);
  2078. #ifdef EMU10K1_CAPTURE_DIGITAL_OUT
  2079. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ADC_CAP_L + z), GPR(tmp + 0), GPR(tmp + 1), C_00000000);
  2080. #endif
  2081. }
  2082. snd_emu10k1_init_stereo_onoff_control(controls + i++, SNDRV_CTL_NAME_IEC958("Optical Raw ",PLAYBACK,SWITCH), gpr, 0);
  2083. gpr += 2;
  2084. }
  2085. if (emu->fx8010.extout_mask & ((1<<EXTOUT_HEADPHONE_L)|(1<<EXTOUT_HEADPHONE_R))) {
  2086. /* Headphone Playback Volume */
  2087. for (z = 0; z < 2; z++) {
  2088. SWITCH(icode, &ptr, tmp + 0, playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4 + z, gpr + 2 + z);
  2089. SWITCH_NEG(icode, &ptr, tmp + 1, gpr + 2 + z);
  2090. SWITCH(icode, &ptr, tmp + 1, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, tmp + 1);
  2091. OP(icode, &ptr, iACC3, GPR(tmp + 0), GPR(tmp + 0), GPR(tmp + 1), C_00000000);
  2092. VOLUME_OUT(icode, &ptr, EXTOUT_HEADPHONE_L + z, tmp + 0, gpr + z);
  2093. }
  2094. snd_emu10k1_init_stereo_control(controls + i++, "Headphone Playback Volume", gpr + 0, 0);
  2095. controls[i-1].id.index = 1; /* AC'97 can have also Headphone control */
  2096. snd_emu10k1_init_mono_onoff_control(controls + i++, "Headphone Center Playback Switch", gpr + 2, 0);
  2097. controls[i-1].id.index = 1;
  2098. snd_emu10k1_init_mono_onoff_control(controls + i++, "Headphone LFE Playback Switch", gpr + 3, 0);
  2099. controls[i-1].id.index = 1;
  2100. gpr += 4;
  2101. }
  2102. if (emu->fx8010.extout_mask & ((1<<EXTOUT_REAR_L)|(1<<EXTOUT_REAR_R)))
  2103. for (z = 0; z < 2; z++)
  2104. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_REAR_L + z), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 2 + z), C_00000000, C_00000000);
  2105. if (emu->fx8010.extout_mask & ((1<<EXTOUT_AC97_REAR_L)|(1<<EXTOUT_AC97_REAR_R)))
  2106. for (z = 0; z < 2; z++)
  2107. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_REAR_L + z), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 2 + z), C_00000000, C_00000000);
  2108. if (emu->fx8010.extout_mask & (1<<EXTOUT_AC97_CENTER)) {
  2109. #ifndef EMU10K1_CENTER_LFE_FROM_FRONT
  2110. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_CENTER), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4), C_00000000, C_00000000);
  2111. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ACENTER), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4), C_00000000, C_00000000);
  2112. #else
  2113. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_CENTER), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 0), C_00000000, C_00000000);
  2114. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ACENTER), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 0), C_00000000, C_00000000);
  2115. #endif
  2116. }
  2117. if (emu->fx8010.extout_mask & (1<<EXTOUT_AC97_LFE)) {
  2118. #ifndef EMU10K1_CENTER_LFE_FROM_FRONT
  2119. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_LFE), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 5), C_00000000, C_00000000);
  2120. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ALFE), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 5), C_00000000, C_00000000);
  2121. #else
  2122. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_LFE), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 1), C_00000000, C_00000000);
  2123. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ALFE), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 1), C_00000000, C_00000000);
  2124. #endif
  2125. }
  2126. #ifndef EMU10K1_CAPTURE_DIGITAL_OUT
  2127. for (z = 0; z < 2; z++)
  2128. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ADC_CAP_L + z), GPR(capture + z), C_00000000, C_00000000);
  2129. #endif
  2130. if (emu->fx8010.extout_mask & (1<<EXTOUT_MIC_CAP))
  2131. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_MIC_CAP), GPR(capture + 2), C_00000000, C_00000000);
  2132. /* EFX capture - capture the 16 EXTINS */
  2133. if (emu->card_capabilities->sblive51) {
  2134. /* On the Live! 5.1, FXBUS2(1) and FXBUS(2) are shared with EXTOUT_ACENTER
  2135. * and EXTOUT_ALFE, so we can't connect inputs to them for multitrack recording.
  2136. *
  2137. * Since only 14 of the 16 EXTINs are used, this is not a big problem.
  2138. * We route AC97L and R to FX capture 14 and 15, SPDIF CD in to FX capture
  2139. * 0 and 3, then the rest of the EXTINs to the corresponding FX capture
  2140. * channel. Multitrack recorders will still see the center/lfe output signal
  2141. * on the second and third channels.
  2142. */
  2143. OP(icode, &ptr, iACC3, FXBUS2(14), C_00000000, C_00000000, EXTIN(0));
  2144. OP(icode, &ptr, iACC3, FXBUS2(15), C_00000000, C_00000000, EXTIN(1));
  2145. OP(icode, &ptr, iACC3, FXBUS2(0), C_00000000, C_00000000, EXTIN(2));
  2146. OP(icode, &ptr, iACC3, FXBUS2(3), C_00000000, C_00000000, EXTIN(3));
  2147. for (z = 4; z < 14; z++)
  2148. OP(icode, &ptr, iACC3, FXBUS2(z), C_00000000, C_00000000, EXTIN(z));
  2149. } else {
  2150. for (z = 0; z < 16; z++)
  2151. OP(icode, &ptr, iACC3, FXBUS2(z), C_00000000, C_00000000, EXTIN(z));
  2152. }
  2153. if (gpr > tmp) {
  2154. snd_BUG();
  2155. err = -EIO;
  2156. goto __err;
  2157. }
  2158. if (i > SND_EMU10K1_GPR_CONTROLS) {
  2159. snd_BUG();
  2160. err = -EIO;
  2161. goto __err;
  2162. }
  2163. /* clear remaining instruction memory */
  2164. while (ptr < 0x200)
  2165. OP(icode, &ptr, iACC3, C_00000000, C_00000000, C_00000000, C_00000000);
  2166. if ((err = snd_emu10k1_fx8010_tram_setup(emu, ipcm->buffer_size)) < 0)
  2167. goto __err;
  2168. icode->gpr_add_control_count = i;
  2169. icode->gpr_add_controls = (struct snd_emu10k1_fx8010_control_gpr __user *)controls;
  2170. emu->support_tlv = 1; /* support TLV */
  2171. err = snd_emu10k1_icode_poke(emu, icode, true);
  2172. emu->support_tlv = 0; /* clear again */
  2173. if (err >= 0)
  2174. err = snd_emu10k1_ipcm_poke(emu, ipcm);
  2175. __err:
  2176. kfree(ipcm);
  2177. __err_ipcm:
  2178. kfree(controls);
  2179. __err_ctrls:
  2180. kfree((void __force *)icode->gpr_map);
  2181. __err_gpr:
  2182. kfree(icode);
  2183. return err;
  2184. }
  2185. int snd_emu10k1_init_efx(struct snd_emu10k1 *emu)
  2186. {
  2187. spin_lock_init(&emu->fx8010.irq_lock);
  2188. INIT_LIST_HEAD(&emu->fx8010.gpr_ctl);
  2189. if (emu->audigy)
  2190. return _snd_emu10k1_audigy_init_efx(emu);
  2191. else
  2192. return _snd_emu10k1_init_efx(emu);
  2193. }
  2194. void snd_emu10k1_free_efx(struct snd_emu10k1 *emu)
  2195. {
  2196. /* stop processor */
  2197. if (emu->audigy)
  2198. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg = A_DBG_SINGLE_STEP);
  2199. else
  2200. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg = EMU10K1_DBG_SINGLE_STEP);
  2201. }
  2202. #if 0 /* FIXME: who use them? */
  2203. int snd_emu10k1_fx8010_tone_control_activate(struct snd_emu10k1 *emu, int output)
  2204. {
  2205. if (output < 0 || output >= 6)
  2206. return -EINVAL;
  2207. snd_emu10k1_ptr_write(emu, emu->gpr_base + 0x94 + output, 0, 1);
  2208. return 0;
  2209. }
  2210. int snd_emu10k1_fx8010_tone_control_deactivate(struct snd_emu10k1 *emu, int output)
  2211. {
  2212. if (output < 0 || output >= 6)
  2213. return -EINVAL;
  2214. snd_emu10k1_ptr_write(emu, emu->gpr_base + 0x94 + output, 0, 0);
  2215. return 0;
  2216. }
  2217. #endif
  2218. int snd_emu10k1_fx8010_tram_setup(struct snd_emu10k1 *emu, u32 size)
  2219. {
  2220. u8 size_reg = 0;
  2221. /* size is in samples */
  2222. if (size != 0) {
  2223. size = (size - 1) >> 13;
  2224. while (size) {
  2225. size >>= 1;
  2226. size_reg++;
  2227. }
  2228. size = 0x2000 << size_reg;
  2229. }
  2230. if ((emu->fx8010.etram_pages.bytes / 2) == size)
  2231. return 0;
  2232. spin_lock_irq(&emu->emu_lock);
  2233. outl(HCFG_LOCKTANKCACHE_MASK | inl(emu->port + HCFG), emu->port + HCFG);
  2234. spin_unlock_irq(&emu->emu_lock);
  2235. snd_emu10k1_ptr_write(emu, TCB, 0, 0);
  2236. snd_emu10k1_ptr_write(emu, TCBS, 0, 0);
  2237. if (emu->fx8010.etram_pages.area != NULL) {
  2238. snd_dma_free_pages(&emu->fx8010.etram_pages);
  2239. emu->fx8010.etram_pages.area = NULL;
  2240. emu->fx8010.etram_pages.bytes = 0;
  2241. }
  2242. if (size > 0) {
  2243. if (snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, snd_dma_pci_data(emu->pci),
  2244. size * 2, &emu->fx8010.etram_pages) < 0)
  2245. return -ENOMEM;
  2246. memset(emu->fx8010.etram_pages.area, 0, size * 2);
  2247. snd_emu10k1_ptr_write(emu, TCB, 0, emu->fx8010.etram_pages.addr);
  2248. snd_emu10k1_ptr_write(emu, TCBS, 0, size_reg);
  2249. spin_lock_irq(&emu->emu_lock);
  2250. outl(inl(emu->port + HCFG) & ~HCFG_LOCKTANKCACHE_MASK, emu->port + HCFG);
  2251. spin_unlock_irq(&emu->emu_lock);
  2252. }
  2253. return 0;
  2254. }
  2255. static int snd_emu10k1_fx8010_open(struct snd_hwdep * hw, struct file *file)
  2256. {
  2257. return 0;
  2258. }
  2259. static void copy_string(char *dst, char *src, char *null, int idx)
  2260. {
  2261. if (src == NULL)
  2262. sprintf(dst, "%s %02X", null, idx);
  2263. else
  2264. strcpy(dst, src);
  2265. }
  2266. static void snd_emu10k1_fx8010_info(struct snd_emu10k1 *emu,
  2267. struct snd_emu10k1_fx8010_info *info)
  2268. {
  2269. char **fxbus, **extin, **extout;
  2270. unsigned short fxbus_mask, extin_mask, extout_mask;
  2271. int res;
  2272. info->internal_tram_size = emu->fx8010.itram_size;
  2273. info->external_tram_size = emu->fx8010.etram_pages.bytes / 2;
  2274. fxbus = fxbuses;
  2275. extin = emu->audigy ? audigy_ins : creative_ins;
  2276. extout = emu->audigy ? audigy_outs : creative_outs;
  2277. fxbus_mask = emu->fx8010.fxbus_mask;
  2278. extin_mask = emu->fx8010.extin_mask;
  2279. extout_mask = emu->fx8010.extout_mask;
  2280. for (res = 0; res < 16; res++, fxbus++, extin++, extout++) {
  2281. copy_string(info->fxbus_names[res], fxbus_mask & (1 << res) ? *fxbus : NULL, "FXBUS", res);
  2282. copy_string(info->extin_names[res], extin_mask & (1 << res) ? *extin : NULL, "Unused", res);
  2283. copy_string(info->extout_names[res], extout_mask & (1 << res) ? *extout : NULL, "Unused", res);
  2284. }
  2285. for (res = 16; res < 32; res++, extout++)
  2286. copy_string(info->extout_names[res], extout_mask & (1 << res) ? *extout : NULL, "Unused", res);
  2287. info->gpr_controls = emu->fx8010.gpr_count;
  2288. }
  2289. static int snd_emu10k1_fx8010_ioctl(struct snd_hwdep * hw, struct file *file, unsigned int cmd, unsigned long arg)
  2290. {
  2291. struct snd_emu10k1 *emu = hw->private_data;
  2292. struct snd_emu10k1_fx8010_info *info;
  2293. struct snd_emu10k1_fx8010_code *icode;
  2294. struct snd_emu10k1_fx8010_pcm_rec *ipcm;
  2295. unsigned int addr;
  2296. void __user *argp = (void __user *)arg;
  2297. int res;
  2298. switch (cmd) {
  2299. case SNDRV_EMU10K1_IOCTL_PVERSION:
  2300. emu->support_tlv = 1;
  2301. return put_user(SNDRV_EMU10K1_VERSION, (int __user *)argp);
  2302. case SNDRV_EMU10K1_IOCTL_INFO:
  2303. info = kzalloc(sizeof(*info), GFP_KERNEL);
  2304. if (!info)
  2305. return -ENOMEM;
  2306. snd_emu10k1_fx8010_info(emu, info);
  2307. if (copy_to_user(argp, info, sizeof(*info))) {
  2308. kfree(info);
  2309. return -EFAULT;
  2310. }
  2311. kfree(info);
  2312. return 0;
  2313. case SNDRV_EMU10K1_IOCTL_CODE_POKE:
  2314. if (!capable(CAP_SYS_ADMIN))
  2315. return -EPERM;
  2316. icode = memdup_user(argp, sizeof(*icode));
  2317. if (IS_ERR(icode))
  2318. return PTR_ERR(icode);
  2319. res = snd_emu10k1_icode_poke(emu, icode, false);
  2320. kfree(icode);
  2321. return res;
  2322. case SNDRV_EMU10K1_IOCTL_CODE_PEEK:
  2323. icode = memdup_user(argp, sizeof(*icode));
  2324. if (IS_ERR(icode))
  2325. return PTR_ERR(icode);
  2326. res = snd_emu10k1_icode_peek(emu, icode);
  2327. if (res == 0 && copy_to_user(argp, icode, sizeof(*icode))) {
  2328. kfree(icode);
  2329. return -EFAULT;
  2330. }
  2331. kfree(icode);
  2332. return res;
  2333. case SNDRV_EMU10K1_IOCTL_PCM_POKE:
  2334. ipcm = memdup_user(argp, sizeof(*ipcm));
  2335. if (IS_ERR(ipcm))
  2336. return PTR_ERR(ipcm);
  2337. res = snd_emu10k1_ipcm_poke(emu, ipcm);
  2338. kfree(ipcm);
  2339. return res;
  2340. case SNDRV_EMU10K1_IOCTL_PCM_PEEK:
  2341. ipcm = memdup_user(argp, sizeof(*ipcm));
  2342. if (IS_ERR(ipcm))
  2343. return PTR_ERR(ipcm);
  2344. res = snd_emu10k1_ipcm_peek(emu, ipcm);
  2345. if (res == 0 && copy_to_user(argp, ipcm, sizeof(*ipcm))) {
  2346. kfree(ipcm);
  2347. return -EFAULT;
  2348. }
  2349. kfree(ipcm);
  2350. return res;
  2351. case SNDRV_EMU10K1_IOCTL_TRAM_SETUP:
  2352. if (!capable(CAP_SYS_ADMIN))
  2353. return -EPERM;
  2354. if (get_user(addr, (unsigned int __user *)argp))
  2355. return -EFAULT;
  2356. mutex_lock(&emu->fx8010.lock);
  2357. res = snd_emu10k1_fx8010_tram_setup(emu, addr);
  2358. mutex_unlock(&emu->fx8010.lock);
  2359. return res;
  2360. case SNDRV_EMU10K1_IOCTL_STOP:
  2361. if (!capable(CAP_SYS_ADMIN))
  2362. return -EPERM;
  2363. if (emu->audigy)
  2364. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg |= A_DBG_SINGLE_STEP);
  2365. else
  2366. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg |= EMU10K1_DBG_SINGLE_STEP);
  2367. return 0;
  2368. case SNDRV_EMU10K1_IOCTL_CONTINUE:
  2369. if (!capable(CAP_SYS_ADMIN))
  2370. return -EPERM;
  2371. if (emu->audigy)
  2372. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg = 0);
  2373. else
  2374. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg = 0);
  2375. return 0;
  2376. case SNDRV_EMU10K1_IOCTL_ZERO_TRAM_COUNTER:
  2377. if (!capable(CAP_SYS_ADMIN))
  2378. return -EPERM;
  2379. if (emu->audigy)
  2380. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg | A_DBG_ZC);
  2381. else
  2382. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg | EMU10K1_DBG_ZC);
  2383. udelay(10);
  2384. if (emu->audigy)
  2385. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg);
  2386. else
  2387. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg);
  2388. return 0;
  2389. case SNDRV_EMU10K1_IOCTL_SINGLE_STEP:
  2390. if (!capable(CAP_SYS_ADMIN))
  2391. return -EPERM;
  2392. if (get_user(addr, (unsigned int __user *)argp))
  2393. return -EFAULT;
  2394. if (addr > 0x1ff)
  2395. return -EINVAL;
  2396. if (emu->audigy)
  2397. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg |= A_DBG_SINGLE_STEP | addr);
  2398. else
  2399. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg |= EMU10K1_DBG_SINGLE_STEP | addr);
  2400. udelay(10);
  2401. if (emu->audigy)
  2402. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg |= A_DBG_SINGLE_STEP | A_DBG_STEP_ADDR | addr);
  2403. else
  2404. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg |= EMU10K1_DBG_SINGLE_STEP | EMU10K1_DBG_STEP | addr);
  2405. return 0;
  2406. case SNDRV_EMU10K1_IOCTL_DBG_READ:
  2407. if (emu->audigy)
  2408. addr = snd_emu10k1_ptr_read(emu, A_DBG, 0);
  2409. else
  2410. addr = snd_emu10k1_ptr_read(emu, DBG, 0);
  2411. if (put_user(addr, (unsigned int __user *)argp))
  2412. return -EFAULT;
  2413. return 0;
  2414. }
  2415. return -ENOTTY;
  2416. }
  2417. static int snd_emu10k1_fx8010_release(struct snd_hwdep * hw, struct file *file)
  2418. {
  2419. return 0;
  2420. }
  2421. int snd_emu10k1_fx8010_new(struct snd_emu10k1 *emu, int device)
  2422. {
  2423. struct snd_hwdep *hw;
  2424. int err;
  2425. if ((err = snd_hwdep_new(emu->card, "FX8010", device, &hw)) < 0)
  2426. return err;
  2427. strcpy(hw->name, "EMU10K1 (FX8010)");
  2428. hw->iface = SNDRV_HWDEP_IFACE_EMU10K1;
  2429. hw->ops.open = snd_emu10k1_fx8010_open;
  2430. hw->ops.ioctl = snd_emu10k1_fx8010_ioctl;
  2431. hw->ops.release = snd_emu10k1_fx8010_release;
  2432. hw->private_data = emu;
  2433. return 0;
  2434. }
  2435. #ifdef CONFIG_PM_SLEEP
  2436. int snd_emu10k1_efx_alloc_pm_buffer(struct snd_emu10k1 *emu)
  2437. {
  2438. int len;
  2439. len = emu->audigy ? 0x200 : 0x100;
  2440. emu->saved_gpr = kmalloc_array(len, 4, GFP_KERNEL);
  2441. if (! emu->saved_gpr)
  2442. return -ENOMEM;
  2443. len = emu->audigy ? 0x100 : 0xa0;
  2444. emu->tram_val_saved = kmalloc_array(len, 4, GFP_KERNEL);
  2445. emu->tram_addr_saved = kmalloc_array(len, 4, GFP_KERNEL);
  2446. if (! emu->tram_val_saved || ! emu->tram_addr_saved)
  2447. return -ENOMEM;
  2448. len = emu->audigy ? 2 * 1024 : 2 * 512;
  2449. emu->saved_icode = vmalloc(array_size(len, 4));
  2450. if (! emu->saved_icode)
  2451. return -ENOMEM;
  2452. return 0;
  2453. }
  2454. void snd_emu10k1_efx_free_pm_buffer(struct snd_emu10k1 *emu)
  2455. {
  2456. kfree(emu->saved_gpr);
  2457. kfree(emu->tram_val_saved);
  2458. kfree(emu->tram_addr_saved);
  2459. vfree(emu->saved_icode);
  2460. }
  2461. /*
  2462. * save/restore GPR, TRAM and codes
  2463. */
  2464. void snd_emu10k1_efx_suspend(struct snd_emu10k1 *emu)
  2465. {
  2466. int i, len;
  2467. len = emu->audigy ? 0x200 : 0x100;
  2468. for (i = 0; i < len; i++)
  2469. emu->saved_gpr[i] = snd_emu10k1_ptr_read(emu, emu->gpr_base + i, 0);
  2470. len = emu->audigy ? 0x100 : 0xa0;
  2471. for (i = 0; i < len; i++) {
  2472. emu->tram_val_saved[i] = snd_emu10k1_ptr_read(emu, TANKMEMDATAREGBASE + i, 0);
  2473. emu->tram_addr_saved[i] = snd_emu10k1_ptr_read(emu, TANKMEMADDRREGBASE + i, 0);
  2474. if (emu->audigy) {
  2475. emu->tram_addr_saved[i] >>= 12;
  2476. emu->tram_addr_saved[i] |=
  2477. snd_emu10k1_ptr_read(emu, A_TANKMEMCTLREGBASE + i, 0) << 20;
  2478. }
  2479. }
  2480. len = emu->audigy ? 2 * 1024 : 2 * 512;
  2481. for (i = 0; i < len; i++)
  2482. emu->saved_icode[i] = snd_emu10k1_efx_read(emu, i);
  2483. }
  2484. void snd_emu10k1_efx_resume(struct snd_emu10k1 *emu)
  2485. {
  2486. int i, len;
  2487. /* set up TRAM */
  2488. if (emu->fx8010.etram_pages.bytes > 0) {
  2489. unsigned size, size_reg = 0;
  2490. size = emu->fx8010.etram_pages.bytes / 2;
  2491. size = (size - 1) >> 13;
  2492. while (size) {
  2493. size >>= 1;
  2494. size_reg++;
  2495. }
  2496. outl(HCFG_LOCKTANKCACHE_MASK | inl(emu->port + HCFG), emu->port + HCFG);
  2497. snd_emu10k1_ptr_write(emu, TCB, 0, emu->fx8010.etram_pages.addr);
  2498. snd_emu10k1_ptr_write(emu, TCBS, 0, size_reg);
  2499. outl(inl(emu->port + HCFG) & ~HCFG_LOCKTANKCACHE_MASK, emu->port + HCFG);
  2500. }
  2501. if (emu->audigy)
  2502. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg | A_DBG_SINGLE_STEP);
  2503. else
  2504. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg | EMU10K1_DBG_SINGLE_STEP);
  2505. len = emu->audigy ? 0x200 : 0x100;
  2506. for (i = 0; i < len; i++)
  2507. snd_emu10k1_ptr_write(emu, emu->gpr_base + i, 0, emu->saved_gpr[i]);
  2508. len = emu->audigy ? 0x100 : 0xa0;
  2509. for (i = 0; i < len; i++) {
  2510. snd_emu10k1_ptr_write(emu, TANKMEMDATAREGBASE + i, 0,
  2511. emu->tram_val_saved[i]);
  2512. if (! emu->audigy)
  2513. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + i, 0,
  2514. emu->tram_addr_saved[i]);
  2515. else {
  2516. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + i, 0,
  2517. emu->tram_addr_saved[i] << 12);
  2518. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + i, 0,
  2519. emu->tram_addr_saved[i] >> 20);
  2520. }
  2521. }
  2522. len = emu->audigy ? 2 * 1024 : 2 * 512;
  2523. for (i = 0; i < len; i++)
  2524. snd_emu10k1_efx_write(emu, i, emu->saved_icode[i]);
  2525. /* start FX processor when the DSP code is updated */
  2526. if (emu->audigy)
  2527. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg);
  2528. else
  2529. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg);
  2530. }
  2531. #endif