cpu.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. *
  4. * (C) Copyright 2000-2003
  5. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  6. *
  7. * Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.
  8. * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
  9. */
  10. #include <common.h>
  11. #include <watchdog.h>
  12. #include <command.h>
  13. #include <netdev.h>
  14. #include <asm/immap.h>
  15. #include <asm/io.h>
  16. DECLARE_GLOBAL_DATA_PTR;
  17. int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
  18. {
  19. gptmr_t *gptmr = (gptmr_t *) (MMAP_GPTMR);
  20. out_be16(&gptmr->pre, 10);
  21. out_be16(&gptmr->cnt, 1);
  22. /* enable watchdog, set timeout to 0 and wait */
  23. out_8(&gptmr->mode, GPT_TMS_SGPIO);
  24. out_8(&gptmr->ctrl, GPT_CTRL_WDEN | GPT_CTRL_CE);
  25. /* we don't return! */
  26. return 1;
  27. };
  28. #if defined(CONFIG_DISPLAY_CPUINFO)
  29. int print_cpuinfo(void)
  30. {
  31. siu_t *siu = (siu_t *) MMAP_SIU;
  32. u16 id = 0;
  33. puts("CPU: ");
  34. switch ((in_be32(&siu->jtagid) & 0x000FF000) >> 12) {
  35. case 0x0C:
  36. id = 5485;
  37. break;
  38. case 0x0D:
  39. id = 5484;
  40. break;
  41. case 0x0E:
  42. id = 5483;
  43. break;
  44. case 0x0F:
  45. id = 5482;
  46. break;
  47. case 0x10:
  48. id = 5481;
  49. break;
  50. case 0x11:
  51. id = 5480;
  52. break;
  53. case 0x12:
  54. id = 5475;
  55. break;
  56. case 0x13:
  57. id = 5474;
  58. break;
  59. case 0x14:
  60. id = 5473;
  61. break;
  62. case 0x15:
  63. id = 5472;
  64. break;
  65. case 0x16:
  66. id = 5471;
  67. break;
  68. case 0x17:
  69. id = 5470;
  70. break;
  71. }
  72. if (id) {
  73. char buf1[32], buf2[32];
  74. printf("Freescale MCF%d\n", id);
  75. printf(" CPU CLK %s MHz BUS CLK %s MHz\n",
  76. strmhz(buf1, gd->cpu_clk),
  77. strmhz(buf2, gd->bus_clk));
  78. }
  79. return 0;
  80. };
  81. #endif /* CONFIG_DISPLAY_CPUINFO */
  82. #if defined(CONFIG_HW_WATCHDOG)
  83. /* Called by macro WATCHDOG_RESET */
  84. void hw_watchdog_reset(void)
  85. {
  86. gptmr_t *gptmr = (gptmr_t *) (MMAP_GPTMR);
  87. out_8(&gptmr->ocpw, 0xa5);
  88. }
  89. int watchdog_disable(void)
  90. {
  91. gptmr_t *gptmr = (gptmr_t *) (MMAP_GPTMR);
  92. /* UserManual, once the wdog is disabled, wdog cannot be re-enabled */
  93. out_8(&gptmr->mode, 0);
  94. out_8(&gptmr->ctrl, 0);
  95. puts("WATCHDOG:disabled\n");
  96. return (0);
  97. }
  98. int watchdog_init(void)
  99. {
  100. gptmr_t *gptmr = (gptmr_t *) (MMAP_GPTMR);
  101. out_be16(&gptmr->pre, CONFIG_WATCHDOG_TIMEOUT);
  102. out_be16(&gptmr->cnt, CONFIG_SYS_TIMER_PRESCALER * 1000);
  103. out_8(&gptmr->mode, GPT_TMS_SGPIO);
  104. out_8(&gptmr->ctrl, GPT_CTRL_CE | GPT_CTRL_WDEN);
  105. puts("WATCHDOG:enabled\n");
  106. return (0);
  107. }
  108. #endif /* CONFIG_HW_WATCHDOG */
  109. #if defined(CONFIG_FSLDMAFEC) || defined(CONFIG_MCFFEC)
  110. /* Default initializations for MCFFEC controllers. To override,
  111. * create a board-specific function called:
  112. * int board_eth_init(bd_t *bis)
  113. */
  114. int cpu_eth_init(bd_t *bis)
  115. {
  116. #if defined(CONFIG_FSLDMAFEC)
  117. mcdmafec_initialize(bis);
  118. #endif
  119. #if defined(CONFIG_MCFFEC)
  120. mcffec_initialize(bis);
  121. #endif
  122. return 0;
  123. }
  124. #endif