fsp_configs.h 2.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2017, Bin Meng <bmeng.cn@gmail.com>
  4. */
  5. #ifndef __FSP_CONFIGS_H__
  6. #define __FSP_CONFIGS_H__
  7. #ifndef __ASSEMBLY__
  8. struct fsp_config_data {
  9. struct fsp_cfg_common common;
  10. struct upd_region fsp_upd;
  11. };
  12. struct fspinit_rtbuf {
  13. struct common_buf common; /* FSP common runtime data structure */
  14. };
  15. #endif
  16. /* FSP user configuration settings */
  17. #define MRC_INIT_TSEG_SIZE_1MB 1
  18. #define MRC_INIT_TSEG_SIZE_2MB 2
  19. #define MRC_INIT_TSEG_SIZE_4MB 4
  20. #define MRC_INIT_TSEG_SIZE_8MB 8
  21. #define MRC_INIT_MMIO_SIZE_1024MB 0x400
  22. #define MRC_INIT_MMIO_SIZE_1536MB 0x600
  23. #define MRC_INIT_MMIO_SIZE_2048MB 0x800
  24. #define IGD_DVMT50_PRE_ALLOC_32MB 0x01
  25. #define IGD_DVMT50_PRE_ALLOC_64MB 0x02
  26. #define IGD_DVMT50_PRE_ALLOC_96MB 0x03
  27. #define IGD_DVMT50_PRE_ALLOC_128MB 0x04
  28. #define IGD_DVMT50_PRE_ALLOC_160MB 0x05
  29. #define IGD_DVMT50_PRE_ALLOC_192MB 0x06
  30. #define IGD_DVMT50_PRE_ALLOC_224MB 0x07
  31. #define IGD_DVMT50_PRE_ALLOC_256MB 0x08
  32. #define IGD_DVMT50_PRE_ALLOC_288MB 0x09
  33. #define IGD_DVMT50_PRE_ALLOC_320MB 0x0a
  34. #define IGD_DVMT50_PRE_ALLOC_352MB 0x0b
  35. #define IGD_DVMT50_PRE_ALLOC_384MB 0x0c
  36. #define IGD_DVMT50_PRE_ALLOC_416MB 0x0d
  37. #define IGD_DVMT50_PRE_ALLOC_448MB 0x0e
  38. #define IGD_DVMT50_PRE_ALLOC_480MB 0x0f
  39. #define IGD_DVMT50_PRE_ALLOC_512MB 0x10
  40. #define APERTURE_SIZE_128MB 1
  41. #define APERTURE_SIZE_256MB 2
  42. #define APERTURE_SIZE_512MB 3
  43. #define GTT_SIZE_1MB 1
  44. #define GTT_SIZE_2MB 2
  45. #define DRAM_TYPE_DDR3 0
  46. #define DRAM_TYPE_LPDDR3 1
  47. #define SDCARD_MODE_DISABLED 0
  48. #define SDCARD_MODE_PCI 1
  49. #define SDCARD_MODE_ACPI 2
  50. #define LPE_MODE_DISABLED 0
  51. #define LPE_MODE_PCI 1
  52. #define LPE_MODE_ACPI 2
  53. #define CHV_SVID_CONFIG_0 0
  54. #define CHV_SVID_CONFIG_1 1
  55. #define CHV_SVID_CONFIG_2 2
  56. #define CHV_SVID_CONFIG_3 3
  57. #define EMMC_MODE_DISABLED 0
  58. #define EMMC_MODE_PCI 1
  59. #define EMMC_MODE_ACPI 2
  60. #define SATA_SPEED_GEN1 1
  61. #define SATA_SPEED_GEN2 2
  62. #define SATA_SPEED_GEN3 3
  63. #define ISP_PCI_DEV_CONFIG_1 1
  64. #define ISP_PCI_DEV_CONFIG_2 2
  65. #define ISP_PCI_DEV_CONFIG_3 3
  66. #define PNP_SETTING_DISABLED 0
  67. #define PNP_SETTING_POWER 1
  68. #define PNP_SETTING_PERF 2
  69. #define PNP_SETTING_POWER_AND_PERF 3
  70. #endif /* __FSP_CONFIGS_H__ */