Kconfig 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970
  1. config USB_DWC3
  2. bool "DesignWare USB3 DRD Core Support"
  3. depends on USB_HOST || USB_GADGET
  4. help
  5. Say Y here if your system has a Dual Role SuperSpeed
  6. USB controller based on the DesignWare USB3 IP Core.
  7. if USB_DWC3
  8. choice
  9. bool "DWC3 Mode Selection"
  10. config USB_DWC3_HOST
  11. bool "Host only mode"
  12. depends on USB
  13. help
  14. Select this when you want to use DWC3 in host mode only,
  15. thereby the gadget feature will be regressed.
  16. config USB_DWC3_GADGET
  17. bool "Gadget only mode"
  18. depends on USB_GADGET
  19. select USB_GADGET_DUALSPEED
  20. help
  21. Select this when you want to use DWC3 in gadget mode only,
  22. thereby the host feature will be regressed.
  23. endchoice
  24. comment "Platform Glue Driver Support"
  25. config USB_DWC3_OMAP
  26. bool "Texas Instruments OMAP5 and similar Platforms"
  27. help
  28. Some platforms from Texas Instruments like OMAP5, DRA7xxx and
  29. AM437x use this IP for USB2/3 functionality.
  30. Say 'Y' here if you have one such device
  31. config USB_DWC3_GENERIC
  32. bool "Xilinx ZynqMP and similar Platforms"
  33. depends on DM_USB && USB_DWC3
  34. help
  35. Some platforms can reuse this DWC3 generic implementation.
  36. config USB_DWC3_UNIPHIER
  37. bool "DesignWare USB3 Host Support on UniPhier Platforms"
  38. depends on ARCH_UNIPHIER && USB_XHCI_DWC3
  39. help
  40. Support of USB2/3 functionality in Socionext UniPhier platforms.
  41. Say 'Y' here if you have one such device.
  42. menu "PHY Subsystem"
  43. config USB_DWC3_PHY_OMAP
  44. bool "TI OMAP SoC series USB DRD PHY driver"
  45. help
  46. Enable single driver for both USB2 PHY programming and USB3 PHY
  47. programming for TI SoCs.
  48. config USB_DWC3_PHY_SAMSUNG
  49. bool "Exynos5 SoC series USB DRD PHY driver"
  50. help
  51. Enable USB DRD PHY support for Exynos 5 SoC series.
  52. This driver provides PHY interface for USB 3.0 DRD controller
  53. present on Exynos5 SoC series.
  54. endmenu
  55. endif