falcon.c 6.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259
  1. /*
  2. * Copyright (c) 2015, NVIDIA Corporation.
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. #include <linux/platform_device.h>
  9. #include <linux/dma-mapping.h>
  10. #include <linux/firmware.h>
  11. #include <linux/pci_ids.h>
  12. #include <linux/iopoll.h>
  13. #include "falcon.h"
  14. #include "drm.h"
  15. enum falcon_memory {
  16. FALCON_MEMORY_IMEM,
  17. FALCON_MEMORY_DATA,
  18. };
  19. static void falcon_writel(struct falcon *falcon, u32 value, u32 offset)
  20. {
  21. writel(value, falcon->regs + offset);
  22. }
  23. int falcon_wait_idle(struct falcon *falcon)
  24. {
  25. u32 value;
  26. return readl_poll_timeout(falcon->regs + FALCON_IDLESTATE, value,
  27. (value == 0), 10, 100000);
  28. }
  29. static int falcon_dma_wait_idle(struct falcon *falcon)
  30. {
  31. u32 value;
  32. return readl_poll_timeout(falcon->regs + FALCON_DMATRFCMD, value,
  33. (value & FALCON_DMATRFCMD_IDLE), 10, 100000);
  34. }
  35. static int falcon_copy_chunk(struct falcon *falcon,
  36. phys_addr_t base,
  37. unsigned long offset,
  38. enum falcon_memory target)
  39. {
  40. u32 cmd = FALCON_DMATRFCMD_SIZE_256B;
  41. if (target == FALCON_MEMORY_IMEM)
  42. cmd |= FALCON_DMATRFCMD_IMEM;
  43. falcon_writel(falcon, offset, FALCON_DMATRFMOFFS);
  44. falcon_writel(falcon, base, FALCON_DMATRFFBOFFS);
  45. falcon_writel(falcon, cmd, FALCON_DMATRFCMD);
  46. return falcon_dma_wait_idle(falcon);
  47. }
  48. static void falcon_copy_firmware_image(struct falcon *falcon,
  49. const struct firmware *firmware)
  50. {
  51. u32 *firmware_vaddr = falcon->firmware.vaddr;
  52. dma_addr_t daddr;
  53. size_t i;
  54. int err;
  55. /* copy the whole thing taking into account endianness */
  56. for (i = 0; i < firmware->size / sizeof(u32); i++)
  57. firmware_vaddr[i] = le32_to_cpu(((u32 *)firmware->data)[i]);
  58. /* ensure that caches are flushed and falcon can see the firmware */
  59. daddr = dma_map_single(falcon->dev, firmware_vaddr,
  60. falcon->firmware.size, DMA_TO_DEVICE);
  61. err = dma_mapping_error(falcon->dev, daddr);
  62. if (err) {
  63. dev_err(falcon->dev, "failed to map firmware: %d\n", err);
  64. return;
  65. }
  66. dma_sync_single_for_device(falcon->dev, daddr,
  67. falcon->firmware.size, DMA_TO_DEVICE);
  68. dma_unmap_single(falcon->dev, daddr, falcon->firmware.size,
  69. DMA_TO_DEVICE);
  70. }
  71. static int falcon_parse_firmware_image(struct falcon *falcon)
  72. {
  73. struct falcon_fw_bin_header_v1 *bin = (void *)falcon->firmware.vaddr;
  74. struct falcon_fw_os_header_v1 *os;
  75. /* endian problems would show up right here */
  76. if (bin->magic != PCI_VENDOR_ID_NVIDIA) {
  77. dev_err(falcon->dev, "incorrect firmware magic\n");
  78. return -EINVAL;
  79. }
  80. /* currently only version 1 is supported */
  81. if (bin->version != 1) {
  82. dev_err(falcon->dev, "unsupported firmware version\n");
  83. return -EINVAL;
  84. }
  85. /* check that the firmware size is consistent */
  86. if (bin->size > falcon->firmware.size) {
  87. dev_err(falcon->dev, "firmware image size inconsistency\n");
  88. return -EINVAL;
  89. }
  90. os = falcon->firmware.vaddr + bin->os_header_offset;
  91. falcon->firmware.bin_data.size = bin->os_size;
  92. falcon->firmware.bin_data.offset = bin->os_data_offset;
  93. falcon->firmware.code.offset = os->code_offset;
  94. falcon->firmware.code.size = os->code_size;
  95. falcon->firmware.data.offset = os->data_offset;
  96. falcon->firmware.data.size = os->data_size;
  97. return 0;
  98. }
  99. int falcon_read_firmware(struct falcon *falcon, const char *name)
  100. {
  101. int err;
  102. /* request_firmware prints error if it fails */
  103. err = request_firmware(&falcon->firmware.firmware, name, falcon->dev);
  104. if (err < 0)
  105. return err;
  106. return 0;
  107. }
  108. int falcon_load_firmware(struct falcon *falcon)
  109. {
  110. const struct firmware *firmware = falcon->firmware.firmware;
  111. int err;
  112. falcon->firmware.size = firmware->size;
  113. /* allocate iova space for the firmware */
  114. falcon->firmware.vaddr = falcon->ops->alloc(falcon, firmware->size,
  115. &falcon->firmware.paddr);
  116. if (!falcon->firmware.vaddr) {
  117. dev_err(falcon->dev, "dma memory mapping failed\n");
  118. return -ENOMEM;
  119. }
  120. /* copy firmware image into local area. this also ensures endianness */
  121. falcon_copy_firmware_image(falcon, firmware);
  122. /* parse the image data */
  123. err = falcon_parse_firmware_image(falcon);
  124. if (err < 0) {
  125. dev_err(falcon->dev, "failed to parse firmware image\n");
  126. goto err_setup_firmware_image;
  127. }
  128. release_firmware(firmware);
  129. falcon->firmware.firmware = NULL;
  130. return 0;
  131. err_setup_firmware_image:
  132. falcon->ops->free(falcon, falcon->firmware.size,
  133. falcon->firmware.paddr, falcon->firmware.vaddr);
  134. return err;
  135. }
  136. int falcon_init(struct falcon *falcon)
  137. {
  138. /* check mandatory ops */
  139. if (!falcon->ops || !falcon->ops->alloc || !falcon->ops->free)
  140. return -EINVAL;
  141. falcon->firmware.vaddr = NULL;
  142. return 0;
  143. }
  144. void falcon_exit(struct falcon *falcon)
  145. {
  146. if (falcon->firmware.firmware) {
  147. release_firmware(falcon->firmware.firmware);
  148. falcon->firmware.firmware = NULL;
  149. }
  150. if (falcon->firmware.vaddr) {
  151. falcon->ops->free(falcon, falcon->firmware.size,
  152. falcon->firmware.paddr,
  153. falcon->firmware.vaddr);
  154. falcon->firmware.vaddr = NULL;
  155. }
  156. }
  157. int falcon_boot(struct falcon *falcon)
  158. {
  159. unsigned long offset;
  160. int err;
  161. if (!falcon->firmware.vaddr)
  162. return -EINVAL;
  163. falcon_writel(falcon, 0, FALCON_DMACTL);
  164. /* setup the address of the binary data so Falcon can access it later */
  165. falcon_writel(falcon, (falcon->firmware.paddr +
  166. falcon->firmware.bin_data.offset) >> 8,
  167. FALCON_DMATRFBASE);
  168. /* copy the data segment into Falcon internal memory */
  169. for (offset = 0; offset < falcon->firmware.data.size; offset += 256)
  170. falcon_copy_chunk(falcon,
  171. falcon->firmware.data.offset + offset,
  172. offset, FALCON_MEMORY_DATA);
  173. /* copy the first code segment into Falcon internal memory */
  174. falcon_copy_chunk(falcon, falcon->firmware.code.offset,
  175. 0, FALCON_MEMORY_IMEM);
  176. /* setup falcon interrupts */
  177. falcon_writel(falcon, FALCON_IRQMSET_EXT(0xff) |
  178. FALCON_IRQMSET_SWGEN1 |
  179. FALCON_IRQMSET_SWGEN0 |
  180. FALCON_IRQMSET_EXTERR |
  181. FALCON_IRQMSET_HALT |
  182. FALCON_IRQMSET_WDTMR,
  183. FALCON_IRQMSET);
  184. falcon_writel(falcon, FALCON_IRQDEST_EXT(0xff) |
  185. FALCON_IRQDEST_SWGEN1 |
  186. FALCON_IRQDEST_SWGEN0 |
  187. FALCON_IRQDEST_EXTERR |
  188. FALCON_IRQDEST_HALT,
  189. FALCON_IRQDEST);
  190. /* enable interface */
  191. falcon_writel(falcon, FALCON_ITFEN_MTHDEN |
  192. FALCON_ITFEN_CTXEN,
  193. FALCON_ITFEN);
  194. /* boot falcon */
  195. falcon_writel(falcon, 0x00000000, FALCON_BOOTVEC);
  196. falcon_writel(falcon, FALCON_CPUCTL_STARTCPU, FALCON_CPUCTL);
  197. err = falcon_wait_idle(falcon);
  198. if (err < 0) {
  199. dev_err(falcon->dev, "Falcon boot failed due to timeout\n");
  200. return err;
  201. }
  202. return 0;
  203. }
  204. void falcon_execute_method(struct falcon *falcon, u32 method, u32 data)
  205. {
  206. falcon_writel(falcon, method >> 2, FALCON_UCLASS_METHOD_OFFSET);
  207. falcon_writel(falcon, data, FALCON_UCLASS_METHOD_DATA);
  208. }