bnxt_ethtool.c 87 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198
  1. /* Broadcom NetXtreme-C/E network driver.
  2. *
  3. * Copyright (c) 2014-2016 Broadcom Corporation
  4. * Copyright (c) 2016-2017 Broadcom Limited
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation.
  9. */
  10. #include <linux/ctype.h>
  11. #include <linux/stringify.h>
  12. #include <linux/ethtool.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/pci.h>
  15. #include <linux/etherdevice.h>
  16. #include <linux/crc32.h>
  17. #include <linux/firmware.h>
  18. #include <linux/utsname.h>
  19. #include <linux/time.h>
  20. #include "bnxt_hsi.h"
  21. #include "bnxt.h"
  22. #include "bnxt_xdp.h"
  23. #include "bnxt_ethtool.h"
  24. #include "bnxt_nvm_defs.h" /* NVRAM content constant and structure defs */
  25. #include "bnxt_fw_hdr.h" /* Firmware hdr constant and structure defs */
  26. #include "bnxt_coredump.h"
  27. #define FLASH_NVRAM_TIMEOUT ((HWRM_CMD_TIMEOUT) * 100)
  28. #define FLASH_PACKAGE_TIMEOUT ((HWRM_CMD_TIMEOUT) * 200)
  29. #define INSTALL_PACKAGE_TIMEOUT ((HWRM_CMD_TIMEOUT) * 200)
  30. static u32 bnxt_get_msglevel(struct net_device *dev)
  31. {
  32. struct bnxt *bp = netdev_priv(dev);
  33. return bp->msg_enable;
  34. }
  35. static void bnxt_set_msglevel(struct net_device *dev, u32 value)
  36. {
  37. struct bnxt *bp = netdev_priv(dev);
  38. bp->msg_enable = value;
  39. }
  40. static int bnxt_get_coalesce(struct net_device *dev,
  41. struct ethtool_coalesce *coal)
  42. {
  43. struct bnxt *bp = netdev_priv(dev);
  44. struct bnxt_coal *hw_coal;
  45. u16 mult;
  46. memset(coal, 0, sizeof(*coal));
  47. coal->use_adaptive_rx_coalesce = bp->flags & BNXT_FLAG_DIM;
  48. hw_coal = &bp->rx_coal;
  49. mult = hw_coal->bufs_per_record;
  50. coal->rx_coalesce_usecs = hw_coal->coal_ticks;
  51. coal->rx_max_coalesced_frames = hw_coal->coal_bufs / mult;
  52. coal->rx_coalesce_usecs_irq = hw_coal->coal_ticks_irq;
  53. coal->rx_max_coalesced_frames_irq = hw_coal->coal_bufs_irq / mult;
  54. hw_coal = &bp->tx_coal;
  55. mult = hw_coal->bufs_per_record;
  56. coal->tx_coalesce_usecs = hw_coal->coal_ticks;
  57. coal->tx_max_coalesced_frames = hw_coal->coal_bufs / mult;
  58. coal->tx_coalesce_usecs_irq = hw_coal->coal_ticks_irq;
  59. coal->tx_max_coalesced_frames_irq = hw_coal->coal_bufs_irq / mult;
  60. coal->stats_block_coalesce_usecs = bp->stats_coal_ticks;
  61. return 0;
  62. }
  63. static int bnxt_set_coalesce(struct net_device *dev,
  64. struct ethtool_coalesce *coal)
  65. {
  66. struct bnxt *bp = netdev_priv(dev);
  67. bool update_stats = false;
  68. struct bnxt_coal *hw_coal;
  69. int rc = 0;
  70. u16 mult;
  71. if (coal->use_adaptive_rx_coalesce) {
  72. bp->flags |= BNXT_FLAG_DIM;
  73. } else {
  74. if (bp->flags & BNXT_FLAG_DIM) {
  75. bp->flags &= ~(BNXT_FLAG_DIM);
  76. goto reset_coalesce;
  77. }
  78. }
  79. hw_coal = &bp->rx_coal;
  80. mult = hw_coal->bufs_per_record;
  81. hw_coal->coal_ticks = coal->rx_coalesce_usecs;
  82. hw_coal->coal_bufs = coal->rx_max_coalesced_frames * mult;
  83. hw_coal->coal_ticks_irq = coal->rx_coalesce_usecs_irq;
  84. hw_coal->coal_bufs_irq = coal->rx_max_coalesced_frames_irq * mult;
  85. hw_coal = &bp->tx_coal;
  86. mult = hw_coal->bufs_per_record;
  87. hw_coal->coal_ticks = coal->tx_coalesce_usecs;
  88. hw_coal->coal_bufs = coal->tx_max_coalesced_frames * mult;
  89. hw_coal->coal_ticks_irq = coal->tx_coalesce_usecs_irq;
  90. hw_coal->coal_bufs_irq = coal->tx_max_coalesced_frames_irq * mult;
  91. if (bp->stats_coal_ticks != coal->stats_block_coalesce_usecs) {
  92. u32 stats_ticks = coal->stats_block_coalesce_usecs;
  93. /* Allow 0, which means disable. */
  94. if (stats_ticks)
  95. stats_ticks = clamp_t(u32, stats_ticks,
  96. BNXT_MIN_STATS_COAL_TICKS,
  97. BNXT_MAX_STATS_COAL_TICKS);
  98. stats_ticks = rounddown(stats_ticks, BNXT_MIN_STATS_COAL_TICKS);
  99. bp->stats_coal_ticks = stats_ticks;
  100. if (bp->stats_coal_ticks)
  101. bp->current_interval =
  102. bp->stats_coal_ticks * HZ / 1000000;
  103. else
  104. bp->current_interval = BNXT_TIMER_INTERVAL;
  105. update_stats = true;
  106. }
  107. reset_coalesce:
  108. if (netif_running(dev)) {
  109. if (update_stats) {
  110. rc = bnxt_close_nic(bp, true, false);
  111. if (!rc)
  112. rc = bnxt_open_nic(bp, true, false);
  113. } else {
  114. rc = bnxt_hwrm_set_coal(bp);
  115. }
  116. }
  117. return rc;
  118. }
  119. #define BNXT_NUM_STATS 21
  120. #define BNXT_RX_STATS_ENTRY(counter) \
  121. { BNXT_RX_STATS_OFFSET(counter), __stringify(counter) }
  122. #define BNXT_TX_STATS_ENTRY(counter) \
  123. { BNXT_TX_STATS_OFFSET(counter), __stringify(counter) }
  124. #define BNXT_RX_STATS_EXT_ENTRY(counter) \
  125. { BNXT_RX_STATS_EXT_OFFSET(counter), __stringify(counter) }
  126. enum {
  127. RX_TOTAL_DISCARDS,
  128. TX_TOTAL_DISCARDS,
  129. };
  130. static struct {
  131. u64 counter;
  132. char string[ETH_GSTRING_LEN];
  133. } bnxt_sw_func_stats[] = {
  134. {0, "rx_total_discard_pkts"},
  135. {0, "tx_total_discard_pkts"},
  136. };
  137. static const struct {
  138. long offset;
  139. char string[ETH_GSTRING_LEN];
  140. } bnxt_port_stats_arr[] = {
  141. BNXT_RX_STATS_ENTRY(rx_64b_frames),
  142. BNXT_RX_STATS_ENTRY(rx_65b_127b_frames),
  143. BNXT_RX_STATS_ENTRY(rx_128b_255b_frames),
  144. BNXT_RX_STATS_ENTRY(rx_256b_511b_frames),
  145. BNXT_RX_STATS_ENTRY(rx_512b_1023b_frames),
  146. BNXT_RX_STATS_ENTRY(rx_1024b_1518b_frames),
  147. BNXT_RX_STATS_ENTRY(rx_good_vlan_frames),
  148. BNXT_RX_STATS_ENTRY(rx_1519b_2047b_frames),
  149. BNXT_RX_STATS_ENTRY(rx_2048b_4095b_frames),
  150. BNXT_RX_STATS_ENTRY(rx_4096b_9216b_frames),
  151. BNXT_RX_STATS_ENTRY(rx_9217b_16383b_frames),
  152. BNXT_RX_STATS_ENTRY(rx_total_frames),
  153. BNXT_RX_STATS_ENTRY(rx_ucast_frames),
  154. BNXT_RX_STATS_ENTRY(rx_mcast_frames),
  155. BNXT_RX_STATS_ENTRY(rx_bcast_frames),
  156. BNXT_RX_STATS_ENTRY(rx_fcs_err_frames),
  157. BNXT_RX_STATS_ENTRY(rx_ctrl_frames),
  158. BNXT_RX_STATS_ENTRY(rx_pause_frames),
  159. BNXT_RX_STATS_ENTRY(rx_pfc_frames),
  160. BNXT_RX_STATS_ENTRY(rx_align_err_frames),
  161. BNXT_RX_STATS_ENTRY(rx_ovrsz_frames),
  162. BNXT_RX_STATS_ENTRY(rx_jbr_frames),
  163. BNXT_RX_STATS_ENTRY(rx_mtu_err_frames),
  164. BNXT_RX_STATS_ENTRY(rx_tagged_frames),
  165. BNXT_RX_STATS_ENTRY(rx_double_tagged_frames),
  166. BNXT_RX_STATS_ENTRY(rx_good_frames),
  167. BNXT_RX_STATS_ENTRY(rx_pfc_ena_frames_pri0),
  168. BNXT_RX_STATS_ENTRY(rx_pfc_ena_frames_pri1),
  169. BNXT_RX_STATS_ENTRY(rx_pfc_ena_frames_pri2),
  170. BNXT_RX_STATS_ENTRY(rx_pfc_ena_frames_pri3),
  171. BNXT_RX_STATS_ENTRY(rx_pfc_ena_frames_pri4),
  172. BNXT_RX_STATS_ENTRY(rx_pfc_ena_frames_pri5),
  173. BNXT_RX_STATS_ENTRY(rx_pfc_ena_frames_pri6),
  174. BNXT_RX_STATS_ENTRY(rx_pfc_ena_frames_pri7),
  175. BNXT_RX_STATS_ENTRY(rx_undrsz_frames),
  176. BNXT_RX_STATS_ENTRY(rx_eee_lpi_events),
  177. BNXT_RX_STATS_ENTRY(rx_eee_lpi_duration),
  178. BNXT_RX_STATS_ENTRY(rx_bytes),
  179. BNXT_RX_STATS_ENTRY(rx_runt_bytes),
  180. BNXT_RX_STATS_ENTRY(rx_runt_frames),
  181. BNXT_RX_STATS_ENTRY(rx_stat_discard),
  182. BNXT_RX_STATS_ENTRY(rx_stat_err),
  183. BNXT_TX_STATS_ENTRY(tx_64b_frames),
  184. BNXT_TX_STATS_ENTRY(tx_65b_127b_frames),
  185. BNXT_TX_STATS_ENTRY(tx_128b_255b_frames),
  186. BNXT_TX_STATS_ENTRY(tx_256b_511b_frames),
  187. BNXT_TX_STATS_ENTRY(tx_512b_1023b_frames),
  188. BNXT_TX_STATS_ENTRY(tx_1024b_1518b_frames),
  189. BNXT_TX_STATS_ENTRY(tx_good_vlan_frames),
  190. BNXT_TX_STATS_ENTRY(tx_1519b_2047b_frames),
  191. BNXT_TX_STATS_ENTRY(tx_2048b_4095b_frames),
  192. BNXT_TX_STATS_ENTRY(tx_4096b_9216b_frames),
  193. BNXT_TX_STATS_ENTRY(tx_9217b_16383b_frames),
  194. BNXT_TX_STATS_ENTRY(tx_good_frames),
  195. BNXT_TX_STATS_ENTRY(tx_total_frames),
  196. BNXT_TX_STATS_ENTRY(tx_ucast_frames),
  197. BNXT_TX_STATS_ENTRY(tx_mcast_frames),
  198. BNXT_TX_STATS_ENTRY(tx_bcast_frames),
  199. BNXT_TX_STATS_ENTRY(tx_pause_frames),
  200. BNXT_TX_STATS_ENTRY(tx_pfc_frames),
  201. BNXT_TX_STATS_ENTRY(tx_jabber_frames),
  202. BNXT_TX_STATS_ENTRY(tx_fcs_err_frames),
  203. BNXT_TX_STATS_ENTRY(tx_err),
  204. BNXT_TX_STATS_ENTRY(tx_fifo_underruns),
  205. BNXT_TX_STATS_ENTRY(tx_pfc_ena_frames_pri0),
  206. BNXT_TX_STATS_ENTRY(tx_pfc_ena_frames_pri1),
  207. BNXT_TX_STATS_ENTRY(tx_pfc_ena_frames_pri2),
  208. BNXT_TX_STATS_ENTRY(tx_pfc_ena_frames_pri3),
  209. BNXT_TX_STATS_ENTRY(tx_pfc_ena_frames_pri4),
  210. BNXT_TX_STATS_ENTRY(tx_pfc_ena_frames_pri5),
  211. BNXT_TX_STATS_ENTRY(tx_pfc_ena_frames_pri6),
  212. BNXT_TX_STATS_ENTRY(tx_pfc_ena_frames_pri7),
  213. BNXT_TX_STATS_ENTRY(tx_eee_lpi_events),
  214. BNXT_TX_STATS_ENTRY(tx_eee_lpi_duration),
  215. BNXT_TX_STATS_ENTRY(tx_total_collisions),
  216. BNXT_TX_STATS_ENTRY(tx_bytes),
  217. BNXT_TX_STATS_ENTRY(tx_xthol_frames),
  218. BNXT_TX_STATS_ENTRY(tx_stat_discard),
  219. BNXT_TX_STATS_ENTRY(tx_stat_error),
  220. };
  221. static const struct {
  222. long offset;
  223. char string[ETH_GSTRING_LEN];
  224. } bnxt_port_stats_ext_arr[] = {
  225. BNXT_RX_STATS_EXT_ENTRY(link_down_events),
  226. BNXT_RX_STATS_EXT_ENTRY(continuous_pause_events),
  227. BNXT_RX_STATS_EXT_ENTRY(resume_pause_events),
  228. BNXT_RX_STATS_EXT_ENTRY(continuous_roce_pause_events),
  229. BNXT_RX_STATS_EXT_ENTRY(resume_roce_pause_events),
  230. };
  231. #define BNXT_NUM_SW_FUNC_STATS ARRAY_SIZE(bnxt_sw_func_stats)
  232. #define BNXT_NUM_PORT_STATS ARRAY_SIZE(bnxt_port_stats_arr)
  233. #define BNXT_NUM_PORT_STATS_EXT ARRAY_SIZE(bnxt_port_stats_ext_arr)
  234. static int bnxt_get_num_stats(struct bnxt *bp)
  235. {
  236. int num_stats = BNXT_NUM_STATS * bp->cp_nr_rings;
  237. num_stats += BNXT_NUM_SW_FUNC_STATS;
  238. if (bp->flags & BNXT_FLAG_PORT_STATS)
  239. num_stats += BNXT_NUM_PORT_STATS;
  240. if (bp->flags & BNXT_FLAG_PORT_STATS_EXT)
  241. num_stats += BNXT_NUM_PORT_STATS_EXT;
  242. return num_stats;
  243. }
  244. static int bnxt_get_sset_count(struct net_device *dev, int sset)
  245. {
  246. struct bnxt *bp = netdev_priv(dev);
  247. switch (sset) {
  248. case ETH_SS_STATS:
  249. return bnxt_get_num_stats(bp);
  250. case ETH_SS_TEST:
  251. if (!bp->num_tests)
  252. return -EOPNOTSUPP;
  253. return bp->num_tests;
  254. default:
  255. return -EOPNOTSUPP;
  256. }
  257. }
  258. static void bnxt_get_ethtool_stats(struct net_device *dev,
  259. struct ethtool_stats *stats, u64 *buf)
  260. {
  261. u32 i, j = 0;
  262. struct bnxt *bp = netdev_priv(dev);
  263. u32 stat_fields = sizeof(struct ctx_hw_stats) / 8;
  264. if (!bp->bnapi)
  265. return;
  266. for (i = 0; i < BNXT_NUM_SW_FUNC_STATS; i++)
  267. bnxt_sw_func_stats[i].counter = 0;
  268. for (i = 0; i < bp->cp_nr_rings; i++) {
  269. struct bnxt_napi *bnapi = bp->bnapi[i];
  270. struct bnxt_cp_ring_info *cpr = &bnapi->cp_ring;
  271. __le64 *hw_stats = (__le64 *)cpr->hw_stats;
  272. int k;
  273. for (k = 0; k < stat_fields; j++, k++)
  274. buf[j] = le64_to_cpu(hw_stats[k]);
  275. buf[j++] = cpr->rx_l4_csum_errors;
  276. bnxt_sw_func_stats[RX_TOTAL_DISCARDS].counter +=
  277. le64_to_cpu(cpr->hw_stats->rx_discard_pkts);
  278. bnxt_sw_func_stats[TX_TOTAL_DISCARDS].counter +=
  279. le64_to_cpu(cpr->hw_stats->tx_discard_pkts);
  280. }
  281. for (i = 0; i < BNXT_NUM_SW_FUNC_STATS; i++, j++)
  282. buf[j] = bnxt_sw_func_stats[i].counter;
  283. if (bp->flags & BNXT_FLAG_PORT_STATS) {
  284. __le64 *port_stats = (__le64 *)bp->hw_rx_port_stats;
  285. for (i = 0; i < BNXT_NUM_PORT_STATS; i++, j++) {
  286. buf[j] = le64_to_cpu(*(port_stats +
  287. bnxt_port_stats_arr[i].offset));
  288. }
  289. }
  290. if (bp->flags & BNXT_FLAG_PORT_STATS_EXT) {
  291. __le64 *port_stats_ext = (__le64 *)bp->hw_rx_port_stats_ext;
  292. for (i = 0; i < BNXT_NUM_PORT_STATS_EXT; i++, j++) {
  293. buf[j] = le64_to_cpu(*(port_stats_ext +
  294. bnxt_port_stats_ext_arr[i].offset));
  295. }
  296. }
  297. }
  298. static void bnxt_get_strings(struct net_device *dev, u32 stringset, u8 *buf)
  299. {
  300. struct bnxt *bp = netdev_priv(dev);
  301. u32 i;
  302. switch (stringset) {
  303. /* The number of strings must match BNXT_NUM_STATS defined above. */
  304. case ETH_SS_STATS:
  305. for (i = 0; i < bp->cp_nr_rings; i++) {
  306. sprintf(buf, "[%d]: rx_ucast_packets", i);
  307. buf += ETH_GSTRING_LEN;
  308. sprintf(buf, "[%d]: rx_mcast_packets", i);
  309. buf += ETH_GSTRING_LEN;
  310. sprintf(buf, "[%d]: rx_bcast_packets", i);
  311. buf += ETH_GSTRING_LEN;
  312. sprintf(buf, "[%d]: rx_discards", i);
  313. buf += ETH_GSTRING_LEN;
  314. sprintf(buf, "[%d]: rx_drops", i);
  315. buf += ETH_GSTRING_LEN;
  316. sprintf(buf, "[%d]: rx_ucast_bytes", i);
  317. buf += ETH_GSTRING_LEN;
  318. sprintf(buf, "[%d]: rx_mcast_bytes", i);
  319. buf += ETH_GSTRING_LEN;
  320. sprintf(buf, "[%d]: rx_bcast_bytes", i);
  321. buf += ETH_GSTRING_LEN;
  322. sprintf(buf, "[%d]: tx_ucast_packets", i);
  323. buf += ETH_GSTRING_LEN;
  324. sprintf(buf, "[%d]: tx_mcast_packets", i);
  325. buf += ETH_GSTRING_LEN;
  326. sprintf(buf, "[%d]: tx_bcast_packets", i);
  327. buf += ETH_GSTRING_LEN;
  328. sprintf(buf, "[%d]: tx_discards", i);
  329. buf += ETH_GSTRING_LEN;
  330. sprintf(buf, "[%d]: tx_drops", i);
  331. buf += ETH_GSTRING_LEN;
  332. sprintf(buf, "[%d]: tx_ucast_bytes", i);
  333. buf += ETH_GSTRING_LEN;
  334. sprintf(buf, "[%d]: tx_mcast_bytes", i);
  335. buf += ETH_GSTRING_LEN;
  336. sprintf(buf, "[%d]: tx_bcast_bytes", i);
  337. buf += ETH_GSTRING_LEN;
  338. sprintf(buf, "[%d]: tpa_packets", i);
  339. buf += ETH_GSTRING_LEN;
  340. sprintf(buf, "[%d]: tpa_bytes", i);
  341. buf += ETH_GSTRING_LEN;
  342. sprintf(buf, "[%d]: tpa_events", i);
  343. buf += ETH_GSTRING_LEN;
  344. sprintf(buf, "[%d]: tpa_aborts", i);
  345. buf += ETH_GSTRING_LEN;
  346. sprintf(buf, "[%d]: rx_l4_csum_errors", i);
  347. buf += ETH_GSTRING_LEN;
  348. }
  349. for (i = 0; i < BNXT_NUM_SW_FUNC_STATS; i++) {
  350. strcpy(buf, bnxt_sw_func_stats[i].string);
  351. buf += ETH_GSTRING_LEN;
  352. }
  353. if (bp->flags & BNXT_FLAG_PORT_STATS) {
  354. for (i = 0; i < BNXT_NUM_PORT_STATS; i++) {
  355. strcpy(buf, bnxt_port_stats_arr[i].string);
  356. buf += ETH_GSTRING_LEN;
  357. }
  358. }
  359. if (bp->flags & BNXT_FLAG_PORT_STATS_EXT) {
  360. for (i = 0; i < BNXT_NUM_PORT_STATS_EXT; i++) {
  361. strcpy(buf, bnxt_port_stats_ext_arr[i].string);
  362. buf += ETH_GSTRING_LEN;
  363. }
  364. }
  365. break;
  366. case ETH_SS_TEST:
  367. if (bp->num_tests)
  368. memcpy(buf, bp->test_info->string,
  369. bp->num_tests * ETH_GSTRING_LEN);
  370. break;
  371. default:
  372. netdev_err(bp->dev, "bnxt_get_strings invalid request %x\n",
  373. stringset);
  374. break;
  375. }
  376. }
  377. static void bnxt_get_ringparam(struct net_device *dev,
  378. struct ethtool_ringparam *ering)
  379. {
  380. struct bnxt *bp = netdev_priv(dev);
  381. ering->rx_max_pending = BNXT_MAX_RX_DESC_CNT;
  382. ering->rx_jumbo_max_pending = BNXT_MAX_RX_JUM_DESC_CNT;
  383. ering->tx_max_pending = BNXT_MAX_TX_DESC_CNT;
  384. ering->rx_pending = bp->rx_ring_size;
  385. ering->rx_jumbo_pending = bp->rx_agg_ring_size;
  386. ering->tx_pending = bp->tx_ring_size;
  387. }
  388. static int bnxt_set_ringparam(struct net_device *dev,
  389. struct ethtool_ringparam *ering)
  390. {
  391. struct bnxt *bp = netdev_priv(dev);
  392. if ((ering->rx_pending > BNXT_MAX_RX_DESC_CNT) ||
  393. (ering->tx_pending > BNXT_MAX_TX_DESC_CNT) ||
  394. (ering->tx_pending <= MAX_SKB_FRAGS))
  395. return -EINVAL;
  396. if (netif_running(dev))
  397. bnxt_close_nic(bp, false, false);
  398. bp->rx_ring_size = ering->rx_pending;
  399. bp->tx_ring_size = ering->tx_pending;
  400. bnxt_set_ring_params(bp);
  401. if (netif_running(dev))
  402. return bnxt_open_nic(bp, false, false);
  403. return 0;
  404. }
  405. static void bnxt_get_channels(struct net_device *dev,
  406. struct ethtool_channels *channel)
  407. {
  408. struct bnxt *bp = netdev_priv(dev);
  409. struct bnxt_hw_resc *hw_resc = &bp->hw_resc;
  410. int max_rx_rings, max_tx_rings, tcs;
  411. int max_tx_sch_inputs;
  412. /* Get the most up-to-date max_tx_sch_inputs. */
  413. if (netif_running(dev) && BNXT_NEW_RM(bp))
  414. bnxt_hwrm_func_resc_qcaps(bp, false);
  415. max_tx_sch_inputs = hw_resc->max_tx_sch_inputs;
  416. bnxt_get_max_rings(bp, &max_rx_rings, &max_tx_rings, true);
  417. if (max_tx_sch_inputs)
  418. max_tx_rings = min_t(int, max_tx_rings, max_tx_sch_inputs);
  419. channel->max_combined = min_t(int, max_rx_rings, max_tx_rings);
  420. if (bnxt_get_max_rings(bp, &max_rx_rings, &max_tx_rings, false)) {
  421. max_rx_rings = 0;
  422. max_tx_rings = 0;
  423. }
  424. if (max_tx_sch_inputs)
  425. max_tx_rings = min_t(int, max_tx_rings, max_tx_sch_inputs);
  426. tcs = netdev_get_num_tc(dev);
  427. if (tcs > 1)
  428. max_tx_rings /= tcs;
  429. channel->max_rx = max_rx_rings;
  430. channel->max_tx = max_tx_rings;
  431. channel->max_other = 0;
  432. if (bp->flags & BNXT_FLAG_SHARED_RINGS) {
  433. channel->combined_count = bp->rx_nr_rings;
  434. if (BNXT_CHIP_TYPE_NITRO_A0(bp))
  435. channel->combined_count--;
  436. } else {
  437. if (!BNXT_CHIP_TYPE_NITRO_A0(bp)) {
  438. channel->rx_count = bp->rx_nr_rings;
  439. channel->tx_count = bp->tx_nr_rings_per_tc;
  440. }
  441. }
  442. }
  443. static int bnxt_set_channels(struct net_device *dev,
  444. struct ethtool_channels *channel)
  445. {
  446. struct bnxt *bp = netdev_priv(dev);
  447. int req_tx_rings, req_rx_rings, tcs;
  448. bool sh = false;
  449. int tx_xdp = 0;
  450. int rc = 0;
  451. if (channel->other_count)
  452. return -EINVAL;
  453. if (!channel->combined_count &&
  454. (!channel->rx_count || !channel->tx_count))
  455. return -EINVAL;
  456. if (channel->combined_count &&
  457. (channel->rx_count || channel->tx_count))
  458. return -EINVAL;
  459. if (BNXT_CHIP_TYPE_NITRO_A0(bp) && (channel->rx_count ||
  460. channel->tx_count))
  461. return -EINVAL;
  462. if (channel->combined_count)
  463. sh = true;
  464. tcs = netdev_get_num_tc(dev);
  465. req_tx_rings = sh ? channel->combined_count : channel->tx_count;
  466. req_rx_rings = sh ? channel->combined_count : channel->rx_count;
  467. if (bp->tx_nr_rings_xdp) {
  468. if (!sh) {
  469. netdev_err(dev, "Only combined mode supported when XDP is enabled.\n");
  470. return -EINVAL;
  471. }
  472. tx_xdp = req_rx_rings;
  473. }
  474. rc = bnxt_check_rings(bp, req_tx_rings, req_rx_rings, sh, tcs, tx_xdp);
  475. if (rc) {
  476. netdev_warn(dev, "Unable to allocate the requested rings\n");
  477. return rc;
  478. }
  479. if (netif_running(dev)) {
  480. if (BNXT_PF(bp)) {
  481. /* TODO CHIMP_FW: Send message to all VF's
  482. * before PF unload
  483. */
  484. }
  485. rc = bnxt_close_nic(bp, true, false);
  486. if (rc) {
  487. netdev_err(bp->dev, "Set channel failure rc :%x\n",
  488. rc);
  489. return rc;
  490. }
  491. }
  492. if (sh) {
  493. bp->flags |= BNXT_FLAG_SHARED_RINGS;
  494. bp->rx_nr_rings = channel->combined_count;
  495. bp->tx_nr_rings_per_tc = channel->combined_count;
  496. } else {
  497. bp->flags &= ~BNXT_FLAG_SHARED_RINGS;
  498. bp->rx_nr_rings = channel->rx_count;
  499. bp->tx_nr_rings_per_tc = channel->tx_count;
  500. }
  501. bp->tx_nr_rings_xdp = tx_xdp;
  502. bp->tx_nr_rings = bp->tx_nr_rings_per_tc + tx_xdp;
  503. if (tcs > 1)
  504. bp->tx_nr_rings = bp->tx_nr_rings_per_tc * tcs + tx_xdp;
  505. bp->cp_nr_rings = sh ? max_t(int, bp->tx_nr_rings, bp->rx_nr_rings) :
  506. bp->tx_nr_rings + bp->rx_nr_rings;
  507. bp->num_stat_ctxs = bp->cp_nr_rings;
  508. /* After changing number of rx channels, update NTUPLE feature. */
  509. netdev_update_features(dev);
  510. if (netif_running(dev)) {
  511. rc = bnxt_open_nic(bp, true, false);
  512. if ((!rc) && BNXT_PF(bp)) {
  513. /* TODO CHIMP_FW: Send message to all VF's
  514. * to renable
  515. */
  516. }
  517. } else {
  518. rc = bnxt_reserve_rings(bp);
  519. }
  520. return rc;
  521. }
  522. #ifdef CONFIG_RFS_ACCEL
  523. static int bnxt_grxclsrlall(struct bnxt *bp, struct ethtool_rxnfc *cmd,
  524. u32 *rule_locs)
  525. {
  526. int i, j = 0;
  527. cmd->data = bp->ntp_fltr_count;
  528. for (i = 0; i < BNXT_NTP_FLTR_HASH_SIZE; i++) {
  529. struct hlist_head *head;
  530. struct bnxt_ntuple_filter *fltr;
  531. head = &bp->ntp_fltr_hash_tbl[i];
  532. rcu_read_lock();
  533. hlist_for_each_entry_rcu(fltr, head, hash) {
  534. if (j == cmd->rule_cnt)
  535. break;
  536. rule_locs[j++] = fltr->sw_id;
  537. }
  538. rcu_read_unlock();
  539. if (j == cmd->rule_cnt)
  540. break;
  541. }
  542. cmd->rule_cnt = j;
  543. return 0;
  544. }
  545. static int bnxt_grxclsrule(struct bnxt *bp, struct ethtool_rxnfc *cmd)
  546. {
  547. struct ethtool_rx_flow_spec *fs =
  548. (struct ethtool_rx_flow_spec *)&cmd->fs;
  549. struct bnxt_ntuple_filter *fltr;
  550. struct flow_keys *fkeys;
  551. int i, rc = -EINVAL;
  552. if (fs->location >= BNXT_NTP_FLTR_MAX_FLTR)
  553. return rc;
  554. for (i = 0; i < BNXT_NTP_FLTR_HASH_SIZE; i++) {
  555. struct hlist_head *head;
  556. head = &bp->ntp_fltr_hash_tbl[i];
  557. rcu_read_lock();
  558. hlist_for_each_entry_rcu(fltr, head, hash) {
  559. if (fltr->sw_id == fs->location)
  560. goto fltr_found;
  561. }
  562. rcu_read_unlock();
  563. }
  564. return rc;
  565. fltr_found:
  566. fkeys = &fltr->fkeys;
  567. if (fkeys->basic.n_proto == htons(ETH_P_IP)) {
  568. if (fkeys->basic.ip_proto == IPPROTO_TCP)
  569. fs->flow_type = TCP_V4_FLOW;
  570. else if (fkeys->basic.ip_proto == IPPROTO_UDP)
  571. fs->flow_type = UDP_V4_FLOW;
  572. else
  573. goto fltr_err;
  574. fs->h_u.tcp_ip4_spec.ip4src = fkeys->addrs.v4addrs.src;
  575. fs->m_u.tcp_ip4_spec.ip4src = cpu_to_be32(~0);
  576. fs->h_u.tcp_ip4_spec.ip4dst = fkeys->addrs.v4addrs.dst;
  577. fs->m_u.tcp_ip4_spec.ip4dst = cpu_to_be32(~0);
  578. fs->h_u.tcp_ip4_spec.psrc = fkeys->ports.src;
  579. fs->m_u.tcp_ip4_spec.psrc = cpu_to_be16(~0);
  580. fs->h_u.tcp_ip4_spec.pdst = fkeys->ports.dst;
  581. fs->m_u.tcp_ip4_spec.pdst = cpu_to_be16(~0);
  582. } else {
  583. int i;
  584. if (fkeys->basic.ip_proto == IPPROTO_TCP)
  585. fs->flow_type = TCP_V6_FLOW;
  586. else if (fkeys->basic.ip_proto == IPPROTO_UDP)
  587. fs->flow_type = UDP_V6_FLOW;
  588. else
  589. goto fltr_err;
  590. *(struct in6_addr *)&fs->h_u.tcp_ip6_spec.ip6src[0] =
  591. fkeys->addrs.v6addrs.src;
  592. *(struct in6_addr *)&fs->h_u.tcp_ip6_spec.ip6dst[0] =
  593. fkeys->addrs.v6addrs.dst;
  594. for (i = 0; i < 4; i++) {
  595. fs->m_u.tcp_ip6_spec.ip6src[i] = cpu_to_be32(~0);
  596. fs->m_u.tcp_ip6_spec.ip6dst[i] = cpu_to_be32(~0);
  597. }
  598. fs->h_u.tcp_ip6_spec.psrc = fkeys->ports.src;
  599. fs->m_u.tcp_ip6_spec.psrc = cpu_to_be16(~0);
  600. fs->h_u.tcp_ip6_spec.pdst = fkeys->ports.dst;
  601. fs->m_u.tcp_ip6_spec.pdst = cpu_to_be16(~0);
  602. }
  603. fs->ring_cookie = fltr->rxq;
  604. rc = 0;
  605. fltr_err:
  606. rcu_read_unlock();
  607. return rc;
  608. }
  609. #endif
  610. static u64 get_ethtool_ipv4_rss(struct bnxt *bp)
  611. {
  612. if (bp->rss_hash_cfg & VNIC_RSS_CFG_REQ_HASH_TYPE_IPV4)
  613. return RXH_IP_SRC | RXH_IP_DST;
  614. return 0;
  615. }
  616. static u64 get_ethtool_ipv6_rss(struct bnxt *bp)
  617. {
  618. if (bp->rss_hash_cfg & VNIC_RSS_CFG_REQ_HASH_TYPE_IPV6)
  619. return RXH_IP_SRC | RXH_IP_DST;
  620. return 0;
  621. }
  622. static int bnxt_grxfh(struct bnxt *bp, struct ethtool_rxnfc *cmd)
  623. {
  624. cmd->data = 0;
  625. switch (cmd->flow_type) {
  626. case TCP_V4_FLOW:
  627. if (bp->rss_hash_cfg & VNIC_RSS_CFG_REQ_HASH_TYPE_TCP_IPV4)
  628. cmd->data |= RXH_IP_SRC | RXH_IP_DST |
  629. RXH_L4_B_0_1 | RXH_L4_B_2_3;
  630. cmd->data |= get_ethtool_ipv4_rss(bp);
  631. break;
  632. case UDP_V4_FLOW:
  633. if (bp->rss_hash_cfg & VNIC_RSS_CFG_REQ_HASH_TYPE_UDP_IPV4)
  634. cmd->data |= RXH_IP_SRC | RXH_IP_DST |
  635. RXH_L4_B_0_1 | RXH_L4_B_2_3;
  636. /* fall through */
  637. case SCTP_V4_FLOW:
  638. case AH_ESP_V4_FLOW:
  639. case AH_V4_FLOW:
  640. case ESP_V4_FLOW:
  641. case IPV4_FLOW:
  642. cmd->data |= get_ethtool_ipv4_rss(bp);
  643. break;
  644. case TCP_V6_FLOW:
  645. if (bp->rss_hash_cfg & VNIC_RSS_CFG_REQ_HASH_TYPE_TCP_IPV6)
  646. cmd->data |= RXH_IP_SRC | RXH_IP_DST |
  647. RXH_L4_B_0_1 | RXH_L4_B_2_3;
  648. cmd->data |= get_ethtool_ipv6_rss(bp);
  649. break;
  650. case UDP_V6_FLOW:
  651. if (bp->rss_hash_cfg & VNIC_RSS_CFG_REQ_HASH_TYPE_UDP_IPV6)
  652. cmd->data |= RXH_IP_SRC | RXH_IP_DST |
  653. RXH_L4_B_0_1 | RXH_L4_B_2_3;
  654. /* fall through */
  655. case SCTP_V6_FLOW:
  656. case AH_ESP_V6_FLOW:
  657. case AH_V6_FLOW:
  658. case ESP_V6_FLOW:
  659. case IPV6_FLOW:
  660. cmd->data |= get_ethtool_ipv6_rss(bp);
  661. break;
  662. }
  663. return 0;
  664. }
  665. #define RXH_4TUPLE (RXH_IP_SRC | RXH_IP_DST | RXH_L4_B_0_1 | RXH_L4_B_2_3)
  666. #define RXH_2TUPLE (RXH_IP_SRC | RXH_IP_DST)
  667. static int bnxt_srxfh(struct bnxt *bp, struct ethtool_rxnfc *cmd)
  668. {
  669. u32 rss_hash_cfg = bp->rss_hash_cfg;
  670. int tuple, rc = 0;
  671. if (cmd->data == RXH_4TUPLE)
  672. tuple = 4;
  673. else if (cmd->data == RXH_2TUPLE)
  674. tuple = 2;
  675. else if (!cmd->data)
  676. tuple = 0;
  677. else
  678. return -EINVAL;
  679. if (cmd->flow_type == TCP_V4_FLOW) {
  680. rss_hash_cfg &= ~VNIC_RSS_CFG_REQ_HASH_TYPE_TCP_IPV4;
  681. if (tuple == 4)
  682. rss_hash_cfg |= VNIC_RSS_CFG_REQ_HASH_TYPE_TCP_IPV4;
  683. } else if (cmd->flow_type == UDP_V4_FLOW) {
  684. if (tuple == 4 && !(bp->flags & BNXT_FLAG_UDP_RSS_CAP))
  685. return -EINVAL;
  686. rss_hash_cfg &= ~VNIC_RSS_CFG_REQ_HASH_TYPE_UDP_IPV4;
  687. if (tuple == 4)
  688. rss_hash_cfg |= VNIC_RSS_CFG_REQ_HASH_TYPE_UDP_IPV4;
  689. } else if (cmd->flow_type == TCP_V6_FLOW) {
  690. rss_hash_cfg &= ~VNIC_RSS_CFG_REQ_HASH_TYPE_TCP_IPV6;
  691. if (tuple == 4)
  692. rss_hash_cfg |= VNIC_RSS_CFG_REQ_HASH_TYPE_TCP_IPV6;
  693. } else if (cmd->flow_type == UDP_V6_FLOW) {
  694. if (tuple == 4 && !(bp->flags & BNXT_FLAG_UDP_RSS_CAP))
  695. return -EINVAL;
  696. rss_hash_cfg &= ~VNIC_RSS_CFG_REQ_HASH_TYPE_UDP_IPV6;
  697. if (tuple == 4)
  698. rss_hash_cfg |= VNIC_RSS_CFG_REQ_HASH_TYPE_UDP_IPV6;
  699. } else if (tuple == 4) {
  700. return -EINVAL;
  701. }
  702. switch (cmd->flow_type) {
  703. case TCP_V4_FLOW:
  704. case UDP_V4_FLOW:
  705. case SCTP_V4_FLOW:
  706. case AH_ESP_V4_FLOW:
  707. case AH_V4_FLOW:
  708. case ESP_V4_FLOW:
  709. case IPV4_FLOW:
  710. if (tuple == 2)
  711. rss_hash_cfg |= VNIC_RSS_CFG_REQ_HASH_TYPE_IPV4;
  712. else if (!tuple)
  713. rss_hash_cfg &= ~VNIC_RSS_CFG_REQ_HASH_TYPE_IPV4;
  714. break;
  715. case TCP_V6_FLOW:
  716. case UDP_V6_FLOW:
  717. case SCTP_V6_FLOW:
  718. case AH_ESP_V6_FLOW:
  719. case AH_V6_FLOW:
  720. case ESP_V6_FLOW:
  721. case IPV6_FLOW:
  722. if (tuple == 2)
  723. rss_hash_cfg |= VNIC_RSS_CFG_REQ_HASH_TYPE_IPV6;
  724. else if (!tuple)
  725. rss_hash_cfg &= ~VNIC_RSS_CFG_REQ_HASH_TYPE_IPV6;
  726. break;
  727. }
  728. if (bp->rss_hash_cfg == rss_hash_cfg)
  729. return 0;
  730. bp->rss_hash_cfg = rss_hash_cfg;
  731. if (netif_running(bp->dev)) {
  732. bnxt_close_nic(bp, false, false);
  733. rc = bnxt_open_nic(bp, false, false);
  734. }
  735. return rc;
  736. }
  737. static int bnxt_get_rxnfc(struct net_device *dev, struct ethtool_rxnfc *cmd,
  738. u32 *rule_locs)
  739. {
  740. struct bnxt *bp = netdev_priv(dev);
  741. int rc = 0;
  742. switch (cmd->cmd) {
  743. #ifdef CONFIG_RFS_ACCEL
  744. case ETHTOOL_GRXRINGS:
  745. cmd->data = bp->rx_nr_rings;
  746. break;
  747. case ETHTOOL_GRXCLSRLCNT:
  748. cmd->rule_cnt = bp->ntp_fltr_count;
  749. cmd->data = BNXT_NTP_FLTR_MAX_FLTR;
  750. break;
  751. case ETHTOOL_GRXCLSRLALL:
  752. rc = bnxt_grxclsrlall(bp, cmd, (u32 *)rule_locs);
  753. break;
  754. case ETHTOOL_GRXCLSRULE:
  755. rc = bnxt_grxclsrule(bp, cmd);
  756. break;
  757. #endif
  758. case ETHTOOL_GRXFH:
  759. rc = bnxt_grxfh(bp, cmd);
  760. break;
  761. default:
  762. rc = -EOPNOTSUPP;
  763. break;
  764. }
  765. return rc;
  766. }
  767. static int bnxt_set_rxnfc(struct net_device *dev, struct ethtool_rxnfc *cmd)
  768. {
  769. struct bnxt *bp = netdev_priv(dev);
  770. int rc;
  771. switch (cmd->cmd) {
  772. case ETHTOOL_SRXFH:
  773. rc = bnxt_srxfh(bp, cmd);
  774. break;
  775. default:
  776. rc = -EOPNOTSUPP;
  777. break;
  778. }
  779. return rc;
  780. }
  781. static u32 bnxt_get_rxfh_indir_size(struct net_device *dev)
  782. {
  783. return HW_HASH_INDEX_SIZE;
  784. }
  785. static u32 bnxt_get_rxfh_key_size(struct net_device *dev)
  786. {
  787. return HW_HASH_KEY_SIZE;
  788. }
  789. static int bnxt_get_rxfh(struct net_device *dev, u32 *indir, u8 *key,
  790. u8 *hfunc)
  791. {
  792. struct bnxt *bp = netdev_priv(dev);
  793. struct bnxt_vnic_info *vnic;
  794. int i = 0;
  795. if (hfunc)
  796. *hfunc = ETH_RSS_HASH_TOP;
  797. if (!bp->vnic_info)
  798. return 0;
  799. vnic = &bp->vnic_info[0];
  800. if (indir && vnic->rss_table) {
  801. for (i = 0; i < HW_HASH_INDEX_SIZE; i++)
  802. indir[i] = le16_to_cpu(vnic->rss_table[i]);
  803. }
  804. if (key && vnic->rss_hash_key)
  805. memcpy(key, vnic->rss_hash_key, HW_HASH_KEY_SIZE);
  806. return 0;
  807. }
  808. static void bnxt_get_drvinfo(struct net_device *dev,
  809. struct ethtool_drvinfo *info)
  810. {
  811. struct bnxt *bp = netdev_priv(dev);
  812. strlcpy(info->driver, DRV_MODULE_NAME, sizeof(info->driver));
  813. strlcpy(info->version, DRV_MODULE_VERSION, sizeof(info->version));
  814. strlcpy(info->fw_version, bp->fw_ver_str, sizeof(info->fw_version));
  815. strlcpy(info->bus_info, pci_name(bp->pdev), sizeof(info->bus_info));
  816. info->n_stats = bnxt_get_num_stats(bp);
  817. info->testinfo_len = bp->num_tests;
  818. /* TODO CHIMP_FW: eeprom dump details */
  819. info->eedump_len = 0;
  820. /* TODO CHIMP FW: reg dump details */
  821. info->regdump_len = 0;
  822. }
  823. static void bnxt_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
  824. {
  825. struct bnxt *bp = netdev_priv(dev);
  826. wol->supported = 0;
  827. wol->wolopts = 0;
  828. memset(&wol->sopass, 0, sizeof(wol->sopass));
  829. if (bp->flags & BNXT_FLAG_WOL_CAP) {
  830. wol->supported = WAKE_MAGIC;
  831. if (bp->wol)
  832. wol->wolopts = WAKE_MAGIC;
  833. }
  834. }
  835. static int bnxt_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
  836. {
  837. struct bnxt *bp = netdev_priv(dev);
  838. if (wol->wolopts & ~WAKE_MAGIC)
  839. return -EINVAL;
  840. if (wol->wolopts & WAKE_MAGIC) {
  841. if (!(bp->flags & BNXT_FLAG_WOL_CAP))
  842. return -EINVAL;
  843. if (!bp->wol) {
  844. if (bnxt_hwrm_alloc_wol_fltr(bp))
  845. return -EBUSY;
  846. bp->wol = 1;
  847. }
  848. } else {
  849. if (bp->wol) {
  850. if (bnxt_hwrm_free_wol_fltr(bp))
  851. return -EBUSY;
  852. bp->wol = 0;
  853. }
  854. }
  855. return 0;
  856. }
  857. u32 _bnxt_fw_to_ethtool_adv_spds(u16 fw_speeds, u8 fw_pause)
  858. {
  859. u32 speed_mask = 0;
  860. /* TODO: support 25GB, 40GB, 50GB with different cable type */
  861. /* set the advertised speeds */
  862. if (fw_speeds & BNXT_LINK_SPEED_MSK_100MB)
  863. speed_mask |= ADVERTISED_100baseT_Full;
  864. if (fw_speeds & BNXT_LINK_SPEED_MSK_1GB)
  865. speed_mask |= ADVERTISED_1000baseT_Full;
  866. if (fw_speeds & BNXT_LINK_SPEED_MSK_2_5GB)
  867. speed_mask |= ADVERTISED_2500baseX_Full;
  868. if (fw_speeds & BNXT_LINK_SPEED_MSK_10GB)
  869. speed_mask |= ADVERTISED_10000baseT_Full;
  870. if (fw_speeds & BNXT_LINK_SPEED_MSK_40GB)
  871. speed_mask |= ADVERTISED_40000baseCR4_Full;
  872. if ((fw_pause & BNXT_LINK_PAUSE_BOTH) == BNXT_LINK_PAUSE_BOTH)
  873. speed_mask |= ADVERTISED_Pause;
  874. else if (fw_pause & BNXT_LINK_PAUSE_TX)
  875. speed_mask |= ADVERTISED_Asym_Pause;
  876. else if (fw_pause & BNXT_LINK_PAUSE_RX)
  877. speed_mask |= ADVERTISED_Pause | ADVERTISED_Asym_Pause;
  878. return speed_mask;
  879. }
  880. #define BNXT_FW_TO_ETHTOOL_SPDS(fw_speeds, fw_pause, lk_ksettings, name)\
  881. { \
  882. if ((fw_speeds) & BNXT_LINK_SPEED_MSK_100MB) \
  883. ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
  884. 100baseT_Full); \
  885. if ((fw_speeds) & BNXT_LINK_SPEED_MSK_1GB) \
  886. ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
  887. 1000baseT_Full); \
  888. if ((fw_speeds) & BNXT_LINK_SPEED_MSK_10GB) \
  889. ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
  890. 10000baseT_Full); \
  891. if ((fw_speeds) & BNXT_LINK_SPEED_MSK_25GB) \
  892. ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
  893. 25000baseCR_Full); \
  894. if ((fw_speeds) & BNXT_LINK_SPEED_MSK_40GB) \
  895. ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
  896. 40000baseCR4_Full);\
  897. if ((fw_speeds) & BNXT_LINK_SPEED_MSK_50GB) \
  898. ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
  899. 50000baseCR2_Full);\
  900. if ((fw_speeds) & BNXT_LINK_SPEED_MSK_100GB) \
  901. ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
  902. 100000baseCR4_Full);\
  903. if ((fw_pause) & BNXT_LINK_PAUSE_RX) { \
  904. ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
  905. Pause); \
  906. if (!((fw_pause) & BNXT_LINK_PAUSE_TX)) \
  907. ethtool_link_ksettings_add_link_mode( \
  908. lk_ksettings, name, Asym_Pause);\
  909. } else if ((fw_pause) & BNXT_LINK_PAUSE_TX) { \
  910. ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
  911. Asym_Pause); \
  912. } \
  913. }
  914. #define BNXT_ETHTOOL_TO_FW_SPDS(fw_speeds, lk_ksettings, name) \
  915. { \
  916. if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
  917. 100baseT_Full) || \
  918. ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
  919. 100baseT_Half)) \
  920. (fw_speeds) |= BNXT_LINK_SPEED_MSK_100MB; \
  921. if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
  922. 1000baseT_Full) || \
  923. ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
  924. 1000baseT_Half)) \
  925. (fw_speeds) |= BNXT_LINK_SPEED_MSK_1GB; \
  926. if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
  927. 10000baseT_Full)) \
  928. (fw_speeds) |= BNXT_LINK_SPEED_MSK_10GB; \
  929. if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
  930. 25000baseCR_Full)) \
  931. (fw_speeds) |= BNXT_LINK_SPEED_MSK_25GB; \
  932. if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
  933. 40000baseCR4_Full)) \
  934. (fw_speeds) |= BNXT_LINK_SPEED_MSK_40GB; \
  935. if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
  936. 50000baseCR2_Full)) \
  937. (fw_speeds) |= BNXT_LINK_SPEED_MSK_50GB; \
  938. if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
  939. 100000baseCR4_Full)) \
  940. (fw_speeds) |= BNXT_LINK_SPEED_MSK_100GB; \
  941. }
  942. static void bnxt_fw_to_ethtool_advertised_spds(struct bnxt_link_info *link_info,
  943. struct ethtool_link_ksettings *lk_ksettings)
  944. {
  945. u16 fw_speeds = link_info->advertising;
  946. u8 fw_pause = 0;
  947. if (link_info->autoneg & BNXT_AUTONEG_FLOW_CTRL)
  948. fw_pause = link_info->auto_pause_setting;
  949. BNXT_FW_TO_ETHTOOL_SPDS(fw_speeds, fw_pause, lk_ksettings, advertising);
  950. }
  951. static void bnxt_fw_to_ethtool_lp_adv(struct bnxt_link_info *link_info,
  952. struct ethtool_link_ksettings *lk_ksettings)
  953. {
  954. u16 fw_speeds = link_info->lp_auto_link_speeds;
  955. u8 fw_pause = 0;
  956. if (link_info->autoneg & BNXT_AUTONEG_FLOW_CTRL)
  957. fw_pause = link_info->lp_pause;
  958. BNXT_FW_TO_ETHTOOL_SPDS(fw_speeds, fw_pause, lk_ksettings,
  959. lp_advertising);
  960. }
  961. static void bnxt_fw_to_ethtool_support_spds(struct bnxt_link_info *link_info,
  962. struct ethtool_link_ksettings *lk_ksettings)
  963. {
  964. u16 fw_speeds = link_info->support_speeds;
  965. BNXT_FW_TO_ETHTOOL_SPDS(fw_speeds, 0, lk_ksettings, supported);
  966. ethtool_link_ksettings_add_link_mode(lk_ksettings, supported, Pause);
  967. ethtool_link_ksettings_add_link_mode(lk_ksettings, supported,
  968. Asym_Pause);
  969. if (link_info->support_auto_speeds)
  970. ethtool_link_ksettings_add_link_mode(lk_ksettings, supported,
  971. Autoneg);
  972. }
  973. u32 bnxt_fw_to_ethtool_speed(u16 fw_link_speed)
  974. {
  975. switch (fw_link_speed) {
  976. case BNXT_LINK_SPEED_100MB:
  977. return SPEED_100;
  978. case BNXT_LINK_SPEED_1GB:
  979. return SPEED_1000;
  980. case BNXT_LINK_SPEED_2_5GB:
  981. return SPEED_2500;
  982. case BNXT_LINK_SPEED_10GB:
  983. return SPEED_10000;
  984. case BNXT_LINK_SPEED_20GB:
  985. return SPEED_20000;
  986. case BNXT_LINK_SPEED_25GB:
  987. return SPEED_25000;
  988. case BNXT_LINK_SPEED_40GB:
  989. return SPEED_40000;
  990. case BNXT_LINK_SPEED_50GB:
  991. return SPEED_50000;
  992. case BNXT_LINK_SPEED_100GB:
  993. return SPEED_100000;
  994. default:
  995. return SPEED_UNKNOWN;
  996. }
  997. }
  998. static int bnxt_get_link_ksettings(struct net_device *dev,
  999. struct ethtool_link_ksettings *lk_ksettings)
  1000. {
  1001. struct bnxt *bp = netdev_priv(dev);
  1002. struct bnxt_link_info *link_info = &bp->link_info;
  1003. struct ethtool_link_settings *base = &lk_ksettings->base;
  1004. u32 ethtool_speed;
  1005. ethtool_link_ksettings_zero_link_mode(lk_ksettings, supported);
  1006. mutex_lock(&bp->link_lock);
  1007. bnxt_fw_to_ethtool_support_spds(link_info, lk_ksettings);
  1008. ethtool_link_ksettings_zero_link_mode(lk_ksettings, advertising);
  1009. if (link_info->autoneg) {
  1010. bnxt_fw_to_ethtool_advertised_spds(link_info, lk_ksettings);
  1011. ethtool_link_ksettings_add_link_mode(lk_ksettings,
  1012. advertising, Autoneg);
  1013. base->autoneg = AUTONEG_ENABLE;
  1014. if (link_info->phy_link_status == BNXT_LINK_LINK)
  1015. bnxt_fw_to_ethtool_lp_adv(link_info, lk_ksettings);
  1016. ethtool_speed = bnxt_fw_to_ethtool_speed(link_info->link_speed);
  1017. if (!netif_carrier_ok(dev))
  1018. base->duplex = DUPLEX_UNKNOWN;
  1019. else if (link_info->duplex & BNXT_LINK_DUPLEX_FULL)
  1020. base->duplex = DUPLEX_FULL;
  1021. else
  1022. base->duplex = DUPLEX_HALF;
  1023. } else {
  1024. base->autoneg = AUTONEG_DISABLE;
  1025. ethtool_speed =
  1026. bnxt_fw_to_ethtool_speed(link_info->req_link_speed);
  1027. base->duplex = DUPLEX_HALF;
  1028. if (link_info->req_duplex == BNXT_LINK_DUPLEX_FULL)
  1029. base->duplex = DUPLEX_FULL;
  1030. }
  1031. base->speed = ethtool_speed;
  1032. base->port = PORT_NONE;
  1033. if (link_info->media_type == PORT_PHY_QCFG_RESP_MEDIA_TYPE_TP) {
  1034. base->port = PORT_TP;
  1035. ethtool_link_ksettings_add_link_mode(lk_ksettings, supported,
  1036. TP);
  1037. ethtool_link_ksettings_add_link_mode(lk_ksettings, advertising,
  1038. TP);
  1039. } else {
  1040. ethtool_link_ksettings_add_link_mode(lk_ksettings, supported,
  1041. FIBRE);
  1042. ethtool_link_ksettings_add_link_mode(lk_ksettings, advertising,
  1043. FIBRE);
  1044. if (link_info->media_type == PORT_PHY_QCFG_RESP_MEDIA_TYPE_DAC)
  1045. base->port = PORT_DA;
  1046. else if (link_info->media_type ==
  1047. PORT_PHY_QCFG_RESP_MEDIA_TYPE_FIBRE)
  1048. base->port = PORT_FIBRE;
  1049. }
  1050. base->phy_address = link_info->phy_addr;
  1051. mutex_unlock(&bp->link_lock);
  1052. return 0;
  1053. }
  1054. static u32 bnxt_get_fw_speed(struct net_device *dev, u32 ethtool_speed)
  1055. {
  1056. struct bnxt *bp = netdev_priv(dev);
  1057. struct bnxt_link_info *link_info = &bp->link_info;
  1058. u16 support_spds = link_info->support_speeds;
  1059. u32 fw_speed = 0;
  1060. switch (ethtool_speed) {
  1061. case SPEED_100:
  1062. if (support_spds & BNXT_LINK_SPEED_MSK_100MB)
  1063. fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_100MB;
  1064. break;
  1065. case SPEED_1000:
  1066. if (support_spds & BNXT_LINK_SPEED_MSK_1GB)
  1067. fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_1GB;
  1068. break;
  1069. case SPEED_2500:
  1070. if (support_spds & BNXT_LINK_SPEED_MSK_2_5GB)
  1071. fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_2_5GB;
  1072. break;
  1073. case SPEED_10000:
  1074. if (support_spds & BNXT_LINK_SPEED_MSK_10GB)
  1075. fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_10GB;
  1076. break;
  1077. case SPEED_20000:
  1078. if (support_spds & BNXT_LINK_SPEED_MSK_20GB)
  1079. fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_20GB;
  1080. break;
  1081. case SPEED_25000:
  1082. if (support_spds & BNXT_LINK_SPEED_MSK_25GB)
  1083. fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_25GB;
  1084. break;
  1085. case SPEED_40000:
  1086. if (support_spds & BNXT_LINK_SPEED_MSK_40GB)
  1087. fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_40GB;
  1088. break;
  1089. case SPEED_50000:
  1090. if (support_spds & BNXT_LINK_SPEED_MSK_50GB)
  1091. fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_50GB;
  1092. break;
  1093. case SPEED_100000:
  1094. if (support_spds & BNXT_LINK_SPEED_MSK_100GB)
  1095. fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_100GB;
  1096. break;
  1097. default:
  1098. netdev_err(dev, "unsupported speed!\n");
  1099. break;
  1100. }
  1101. return fw_speed;
  1102. }
  1103. u16 bnxt_get_fw_auto_link_speeds(u32 advertising)
  1104. {
  1105. u16 fw_speed_mask = 0;
  1106. /* only support autoneg at speed 100, 1000, and 10000 */
  1107. if (advertising & (ADVERTISED_100baseT_Full |
  1108. ADVERTISED_100baseT_Half)) {
  1109. fw_speed_mask |= BNXT_LINK_SPEED_MSK_100MB;
  1110. }
  1111. if (advertising & (ADVERTISED_1000baseT_Full |
  1112. ADVERTISED_1000baseT_Half)) {
  1113. fw_speed_mask |= BNXT_LINK_SPEED_MSK_1GB;
  1114. }
  1115. if (advertising & ADVERTISED_10000baseT_Full)
  1116. fw_speed_mask |= BNXT_LINK_SPEED_MSK_10GB;
  1117. if (advertising & ADVERTISED_40000baseCR4_Full)
  1118. fw_speed_mask |= BNXT_LINK_SPEED_MSK_40GB;
  1119. return fw_speed_mask;
  1120. }
  1121. static int bnxt_set_link_ksettings(struct net_device *dev,
  1122. const struct ethtool_link_ksettings *lk_ksettings)
  1123. {
  1124. struct bnxt *bp = netdev_priv(dev);
  1125. struct bnxt_link_info *link_info = &bp->link_info;
  1126. const struct ethtool_link_settings *base = &lk_ksettings->base;
  1127. bool set_pause = false;
  1128. u16 fw_advertising = 0;
  1129. u32 speed;
  1130. int rc = 0;
  1131. if (!BNXT_SINGLE_PF(bp))
  1132. return -EOPNOTSUPP;
  1133. mutex_lock(&bp->link_lock);
  1134. if (base->autoneg == AUTONEG_ENABLE) {
  1135. BNXT_ETHTOOL_TO_FW_SPDS(fw_advertising, lk_ksettings,
  1136. advertising);
  1137. link_info->autoneg |= BNXT_AUTONEG_SPEED;
  1138. if (!fw_advertising)
  1139. link_info->advertising = link_info->support_auto_speeds;
  1140. else
  1141. link_info->advertising = fw_advertising;
  1142. /* any change to autoneg will cause link change, therefore the
  1143. * driver should put back the original pause setting in autoneg
  1144. */
  1145. set_pause = true;
  1146. } else {
  1147. u16 fw_speed;
  1148. u8 phy_type = link_info->phy_type;
  1149. if (phy_type == PORT_PHY_QCFG_RESP_PHY_TYPE_BASET ||
  1150. phy_type == PORT_PHY_QCFG_RESP_PHY_TYPE_BASETE ||
  1151. link_info->media_type == PORT_PHY_QCFG_RESP_MEDIA_TYPE_TP) {
  1152. netdev_err(dev, "10GBase-T devices must autoneg\n");
  1153. rc = -EINVAL;
  1154. goto set_setting_exit;
  1155. }
  1156. if (base->duplex == DUPLEX_HALF) {
  1157. netdev_err(dev, "HALF DUPLEX is not supported!\n");
  1158. rc = -EINVAL;
  1159. goto set_setting_exit;
  1160. }
  1161. speed = base->speed;
  1162. fw_speed = bnxt_get_fw_speed(dev, speed);
  1163. if (!fw_speed) {
  1164. rc = -EINVAL;
  1165. goto set_setting_exit;
  1166. }
  1167. link_info->req_link_speed = fw_speed;
  1168. link_info->req_duplex = BNXT_LINK_DUPLEX_FULL;
  1169. link_info->autoneg = 0;
  1170. link_info->advertising = 0;
  1171. }
  1172. if (netif_running(dev))
  1173. rc = bnxt_hwrm_set_link_setting(bp, set_pause, false);
  1174. set_setting_exit:
  1175. mutex_unlock(&bp->link_lock);
  1176. return rc;
  1177. }
  1178. static void bnxt_get_pauseparam(struct net_device *dev,
  1179. struct ethtool_pauseparam *epause)
  1180. {
  1181. struct bnxt *bp = netdev_priv(dev);
  1182. struct bnxt_link_info *link_info = &bp->link_info;
  1183. if (BNXT_VF(bp))
  1184. return;
  1185. epause->autoneg = !!(link_info->autoneg & BNXT_AUTONEG_FLOW_CTRL);
  1186. epause->rx_pause = !!(link_info->req_flow_ctrl & BNXT_LINK_PAUSE_RX);
  1187. epause->tx_pause = !!(link_info->req_flow_ctrl & BNXT_LINK_PAUSE_TX);
  1188. }
  1189. static int bnxt_set_pauseparam(struct net_device *dev,
  1190. struct ethtool_pauseparam *epause)
  1191. {
  1192. int rc = 0;
  1193. struct bnxt *bp = netdev_priv(dev);
  1194. struct bnxt_link_info *link_info = &bp->link_info;
  1195. if (!BNXT_SINGLE_PF(bp))
  1196. return -EOPNOTSUPP;
  1197. mutex_lock(&bp->link_lock);
  1198. if (epause->autoneg) {
  1199. if (!(link_info->autoneg & BNXT_AUTONEG_SPEED)) {
  1200. rc = -EINVAL;
  1201. goto pause_exit;
  1202. }
  1203. link_info->autoneg |= BNXT_AUTONEG_FLOW_CTRL;
  1204. if (bp->hwrm_spec_code >= 0x10201)
  1205. link_info->req_flow_ctrl =
  1206. PORT_PHY_CFG_REQ_AUTO_PAUSE_AUTONEG_PAUSE;
  1207. } else {
  1208. /* when transition from auto pause to force pause,
  1209. * force a link change
  1210. */
  1211. if (link_info->autoneg & BNXT_AUTONEG_FLOW_CTRL)
  1212. link_info->force_link_chng = true;
  1213. link_info->autoneg &= ~BNXT_AUTONEG_FLOW_CTRL;
  1214. link_info->req_flow_ctrl = 0;
  1215. }
  1216. if (epause->rx_pause)
  1217. link_info->req_flow_ctrl |= BNXT_LINK_PAUSE_RX;
  1218. if (epause->tx_pause)
  1219. link_info->req_flow_ctrl |= BNXT_LINK_PAUSE_TX;
  1220. if (netif_running(dev))
  1221. rc = bnxt_hwrm_set_pause(bp);
  1222. pause_exit:
  1223. mutex_unlock(&bp->link_lock);
  1224. return rc;
  1225. }
  1226. static u32 bnxt_get_link(struct net_device *dev)
  1227. {
  1228. struct bnxt *bp = netdev_priv(dev);
  1229. /* TODO: handle MF, VF, driver close case */
  1230. return bp->link_info.link_up;
  1231. }
  1232. static int bnxt_find_nvram_item(struct net_device *dev, u16 type, u16 ordinal,
  1233. u16 ext, u16 *index, u32 *item_length,
  1234. u32 *data_length);
  1235. static int bnxt_flash_nvram(struct net_device *dev,
  1236. u16 dir_type,
  1237. u16 dir_ordinal,
  1238. u16 dir_ext,
  1239. u16 dir_attr,
  1240. const u8 *data,
  1241. size_t data_len)
  1242. {
  1243. struct bnxt *bp = netdev_priv(dev);
  1244. int rc;
  1245. struct hwrm_nvm_write_input req = {0};
  1246. dma_addr_t dma_handle;
  1247. u8 *kmem;
  1248. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_NVM_WRITE, -1, -1);
  1249. req.dir_type = cpu_to_le16(dir_type);
  1250. req.dir_ordinal = cpu_to_le16(dir_ordinal);
  1251. req.dir_ext = cpu_to_le16(dir_ext);
  1252. req.dir_attr = cpu_to_le16(dir_attr);
  1253. req.dir_data_length = cpu_to_le32(data_len);
  1254. kmem = dma_alloc_coherent(&bp->pdev->dev, data_len, &dma_handle,
  1255. GFP_KERNEL);
  1256. if (!kmem) {
  1257. netdev_err(dev, "dma_alloc_coherent failure, length = %u\n",
  1258. (unsigned)data_len);
  1259. return -ENOMEM;
  1260. }
  1261. memcpy(kmem, data, data_len);
  1262. req.host_src_addr = cpu_to_le64(dma_handle);
  1263. rc = hwrm_send_message(bp, &req, sizeof(req), FLASH_NVRAM_TIMEOUT);
  1264. dma_free_coherent(&bp->pdev->dev, data_len, kmem, dma_handle);
  1265. if (rc == HWRM_ERR_CODE_RESOURCE_ACCESS_DENIED) {
  1266. netdev_info(dev,
  1267. "PF does not have admin privileges to flash the device\n");
  1268. rc = -EACCES;
  1269. } else if (rc) {
  1270. rc = -EIO;
  1271. }
  1272. return rc;
  1273. }
  1274. static int bnxt_firmware_reset(struct net_device *dev,
  1275. u16 dir_type)
  1276. {
  1277. struct hwrm_fw_reset_input req = {0};
  1278. struct bnxt *bp = netdev_priv(dev);
  1279. int rc;
  1280. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_FW_RESET, -1, -1);
  1281. /* TODO: Address self-reset of APE/KONG/BONO/TANG or ungraceful reset */
  1282. /* (e.g. when firmware isn't already running) */
  1283. switch (dir_type) {
  1284. case BNX_DIR_TYPE_CHIMP_PATCH:
  1285. case BNX_DIR_TYPE_BOOTCODE:
  1286. case BNX_DIR_TYPE_BOOTCODE_2:
  1287. req.embedded_proc_type = FW_RESET_REQ_EMBEDDED_PROC_TYPE_BOOT;
  1288. /* Self-reset ChiMP upon next PCIe reset: */
  1289. req.selfrst_status = FW_RESET_REQ_SELFRST_STATUS_SELFRSTPCIERST;
  1290. break;
  1291. case BNX_DIR_TYPE_APE_FW:
  1292. case BNX_DIR_TYPE_APE_PATCH:
  1293. req.embedded_proc_type = FW_RESET_REQ_EMBEDDED_PROC_TYPE_MGMT;
  1294. /* Self-reset APE upon next PCIe reset: */
  1295. req.selfrst_status = FW_RESET_REQ_SELFRST_STATUS_SELFRSTPCIERST;
  1296. break;
  1297. case BNX_DIR_TYPE_KONG_FW:
  1298. case BNX_DIR_TYPE_KONG_PATCH:
  1299. req.embedded_proc_type =
  1300. FW_RESET_REQ_EMBEDDED_PROC_TYPE_NETCTRL;
  1301. break;
  1302. case BNX_DIR_TYPE_BONO_FW:
  1303. case BNX_DIR_TYPE_BONO_PATCH:
  1304. req.embedded_proc_type = FW_RESET_REQ_EMBEDDED_PROC_TYPE_ROCE;
  1305. break;
  1306. case BNXT_FW_RESET_CHIP:
  1307. req.embedded_proc_type = FW_RESET_REQ_EMBEDDED_PROC_TYPE_CHIP;
  1308. req.selfrst_status = FW_RESET_REQ_SELFRST_STATUS_SELFRSTASAP;
  1309. break;
  1310. case BNXT_FW_RESET_AP:
  1311. req.embedded_proc_type = FW_RESET_REQ_EMBEDDED_PROC_TYPE_AP;
  1312. break;
  1313. default:
  1314. return -EINVAL;
  1315. }
  1316. rc = hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
  1317. if (rc == HWRM_ERR_CODE_RESOURCE_ACCESS_DENIED) {
  1318. netdev_info(dev,
  1319. "PF does not have admin privileges to reset the device\n");
  1320. rc = -EACCES;
  1321. } else if (rc) {
  1322. rc = -EIO;
  1323. }
  1324. return rc;
  1325. }
  1326. static int bnxt_flash_firmware(struct net_device *dev,
  1327. u16 dir_type,
  1328. const u8 *fw_data,
  1329. size_t fw_size)
  1330. {
  1331. int rc = 0;
  1332. u16 code_type;
  1333. u32 stored_crc;
  1334. u32 calculated_crc;
  1335. struct bnxt_fw_header *header = (struct bnxt_fw_header *)fw_data;
  1336. switch (dir_type) {
  1337. case BNX_DIR_TYPE_BOOTCODE:
  1338. case BNX_DIR_TYPE_BOOTCODE_2:
  1339. code_type = CODE_BOOT;
  1340. break;
  1341. case BNX_DIR_TYPE_CHIMP_PATCH:
  1342. code_type = CODE_CHIMP_PATCH;
  1343. break;
  1344. case BNX_DIR_TYPE_APE_FW:
  1345. code_type = CODE_MCTP_PASSTHRU;
  1346. break;
  1347. case BNX_DIR_TYPE_APE_PATCH:
  1348. code_type = CODE_APE_PATCH;
  1349. break;
  1350. case BNX_DIR_TYPE_KONG_FW:
  1351. code_type = CODE_KONG_FW;
  1352. break;
  1353. case BNX_DIR_TYPE_KONG_PATCH:
  1354. code_type = CODE_KONG_PATCH;
  1355. break;
  1356. case BNX_DIR_TYPE_BONO_FW:
  1357. code_type = CODE_BONO_FW;
  1358. break;
  1359. case BNX_DIR_TYPE_BONO_PATCH:
  1360. code_type = CODE_BONO_PATCH;
  1361. break;
  1362. default:
  1363. netdev_err(dev, "Unsupported directory entry type: %u\n",
  1364. dir_type);
  1365. return -EINVAL;
  1366. }
  1367. if (fw_size < sizeof(struct bnxt_fw_header)) {
  1368. netdev_err(dev, "Invalid firmware file size: %u\n",
  1369. (unsigned int)fw_size);
  1370. return -EINVAL;
  1371. }
  1372. if (header->signature != cpu_to_le32(BNXT_FIRMWARE_BIN_SIGNATURE)) {
  1373. netdev_err(dev, "Invalid firmware signature: %08X\n",
  1374. le32_to_cpu(header->signature));
  1375. return -EINVAL;
  1376. }
  1377. if (header->code_type != code_type) {
  1378. netdev_err(dev, "Expected firmware type: %d, read: %d\n",
  1379. code_type, header->code_type);
  1380. return -EINVAL;
  1381. }
  1382. if (header->device != DEVICE_CUMULUS_FAMILY) {
  1383. netdev_err(dev, "Expected firmware device family %d, read: %d\n",
  1384. DEVICE_CUMULUS_FAMILY, header->device);
  1385. return -EINVAL;
  1386. }
  1387. /* Confirm the CRC32 checksum of the file: */
  1388. stored_crc = le32_to_cpu(*(__le32 *)(fw_data + fw_size -
  1389. sizeof(stored_crc)));
  1390. calculated_crc = ~crc32(~0, fw_data, fw_size - sizeof(stored_crc));
  1391. if (calculated_crc != stored_crc) {
  1392. netdev_err(dev, "Firmware file CRC32 checksum (%08lX) does not match calculated checksum (%08lX)\n",
  1393. (unsigned long)stored_crc,
  1394. (unsigned long)calculated_crc);
  1395. return -EINVAL;
  1396. }
  1397. rc = bnxt_flash_nvram(dev, dir_type, BNX_DIR_ORDINAL_FIRST,
  1398. 0, 0, fw_data, fw_size);
  1399. if (rc == 0) /* Firmware update successful */
  1400. rc = bnxt_firmware_reset(dev, dir_type);
  1401. return rc;
  1402. }
  1403. static int bnxt_flash_microcode(struct net_device *dev,
  1404. u16 dir_type,
  1405. const u8 *fw_data,
  1406. size_t fw_size)
  1407. {
  1408. struct bnxt_ucode_trailer *trailer;
  1409. u32 calculated_crc;
  1410. u32 stored_crc;
  1411. int rc = 0;
  1412. if (fw_size < sizeof(struct bnxt_ucode_trailer)) {
  1413. netdev_err(dev, "Invalid microcode file size: %u\n",
  1414. (unsigned int)fw_size);
  1415. return -EINVAL;
  1416. }
  1417. trailer = (struct bnxt_ucode_trailer *)(fw_data + (fw_size -
  1418. sizeof(*trailer)));
  1419. if (trailer->sig != cpu_to_le32(BNXT_UCODE_TRAILER_SIGNATURE)) {
  1420. netdev_err(dev, "Invalid microcode trailer signature: %08X\n",
  1421. le32_to_cpu(trailer->sig));
  1422. return -EINVAL;
  1423. }
  1424. if (le16_to_cpu(trailer->dir_type) != dir_type) {
  1425. netdev_err(dev, "Expected microcode type: %d, read: %d\n",
  1426. dir_type, le16_to_cpu(trailer->dir_type));
  1427. return -EINVAL;
  1428. }
  1429. if (le16_to_cpu(trailer->trailer_length) <
  1430. sizeof(struct bnxt_ucode_trailer)) {
  1431. netdev_err(dev, "Invalid microcode trailer length: %d\n",
  1432. le16_to_cpu(trailer->trailer_length));
  1433. return -EINVAL;
  1434. }
  1435. /* Confirm the CRC32 checksum of the file: */
  1436. stored_crc = le32_to_cpu(*(__le32 *)(fw_data + fw_size -
  1437. sizeof(stored_crc)));
  1438. calculated_crc = ~crc32(~0, fw_data, fw_size - sizeof(stored_crc));
  1439. if (calculated_crc != stored_crc) {
  1440. netdev_err(dev,
  1441. "CRC32 (%08lX) does not match calculated: %08lX\n",
  1442. (unsigned long)stored_crc,
  1443. (unsigned long)calculated_crc);
  1444. return -EINVAL;
  1445. }
  1446. rc = bnxt_flash_nvram(dev, dir_type, BNX_DIR_ORDINAL_FIRST,
  1447. 0, 0, fw_data, fw_size);
  1448. return rc;
  1449. }
  1450. static bool bnxt_dir_type_is_ape_bin_format(u16 dir_type)
  1451. {
  1452. switch (dir_type) {
  1453. case BNX_DIR_TYPE_CHIMP_PATCH:
  1454. case BNX_DIR_TYPE_BOOTCODE:
  1455. case BNX_DIR_TYPE_BOOTCODE_2:
  1456. case BNX_DIR_TYPE_APE_FW:
  1457. case BNX_DIR_TYPE_APE_PATCH:
  1458. case BNX_DIR_TYPE_KONG_FW:
  1459. case BNX_DIR_TYPE_KONG_PATCH:
  1460. case BNX_DIR_TYPE_BONO_FW:
  1461. case BNX_DIR_TYPE_BONO_PATCH:
  1462. return true;
  1463. }
  1464. return false;
  1465. }
  1466. static bool bnxt_dir_type_is_other_exec_format(u16 dir_type)
  1467. {
  1468. switch (dir_type) {
  1469. case BNX_DIR_TYPE_AVS:
  1470. case BNX_DIR_TYPE_EXP_ROM_MBA:
  1471. case BNX_DIR_TYPE_PCIE:
  1472. case BNX_DIR_TYPE_TSCF_UCODE:
  1473. case BNX_DIR_TYPE_EXT_PHY:
  1474. case BNX_DIR_TYPE_CCM:
  1475. case BNX_DIR_TYPE_ISCSI_BOOT:
  1476. case BNX_DIR_TYPE_ISCSI_BOOT_IPV6:
  1477. case BNX_DIR_TYPE_ISCSI_BOOT_IPV4N6:
  1478. return true;
  1479. }
  1480. return false;
  1481. }
  1482. static bool bnxt_dir_type_is_executable(u16 dir_type)
  1483. {
  1484. return bnxt_dir_type_is_ape_bin_format(dir_type) ||
  1485. bnxt_dir_type_is_other_exec_format(dir_type);
  1486. }
  1487. static int bnxt_flash_firmware_from_file(struct net_device *dev,
  1488. u16 dir_type,
  1489. const char *filename)
  1490. {
  1491. const struct firmware *fw;
  1492. int rc;
  1493. rc = request_firmware(&fw, filename, &dev->dev);
  1494. if (rc != 0) {
  1495. netdev_err(dev, "Error %d requesting firmware file: %s\n",
  1496. rc, filename);
  1497. return rc;
  1498. }
  1499. if (bnxt_dir_type_is_ape_bin_format(dir_type) == true)
  1500. rc = bnxt_flash_firmware(dev, dir_type, fw->data, fw->size);
  1501. else if (bnxt_dir_type_is_other_exec_format(dir_type) == true)
  1502. rc = bnxt_flash_microcode(dev, dir_type, fw->data, fw->size);
  1503. else
  1504. rc = bnxt_flash_nvram(dev, dir_type, BNX_DIR_ORDINAL_FIRST,
  1505. 0, 0, fw->data, fw->size);
  1506. release_firmware(fw);
  1507. return rc;
  1508. }
  1509. static int bnxt_flash_package_from_file(struct net_device *dev,
  1510. char *filename, u32 install_type)
  1511. {
  1512. struct bnxt *bp = netdev_priv(dev);
  1513. struct hwrm_nvm_install_update_output *resp = bp->hwrm_cmd_resp_addr;
  1514. struct hwrm_nvm_install_update_input install = {0};
  1515. const struct firmware *fw;
  1516. int rc, hwrm_err = 0;
  1517. u32 item_len;
  1518. u16 index;
  1519. bnxt_hwrm_fw_set_time(bp);
  1520. if (bnxt_find_nvram_item(dev, BNX_DIR_TYPE_UPDATE,
  1521. BNX_DIR_ORDINAL_FIRST, BNX_DIR_EXT_NONE,
  1522. &index, &item_len, NULL) != 0) {
  1523. netdev_err(dev, "PKG update area not created in nvram\n");
  1524. return -ENOBUFS;
  1525. }
  1526. rc = request_firmware(&fw, filename, &dev->dev);
  1527. if (rc != 0) {
  1528. netdev_err(dev, "PKG error %d requesting file: %s\n",
  1529. rc, filename);
  1530. return rc;
  1531. }
  1532. if (fw->size > item_len) {
  1533. netdev_err(dev, "PKG insufficient update area in nvram: %lu",
  1534. (unsigned long)fw->size);
  1535. rc = -EFBIG;
  1536. } else {
  1537. dma_addr_t dma_handle;
  1538. u8 *kmem;
  1539. struct hwrm_nvm_modify_input modify = {0};
  1540. bnxt_hwrm_cmd_hdr_init(bp, &modify, HWRM_NVM_MODIFY, -1, -1);
  1541. modify.dir_idx = cpu_to_le16(index);
  1542. modify.len = cpu_to_le32(fw->size);
  1543. kmem = dma_alloc_coherent(&bp->pdev->dev, fw->size,
  1544. &dma_handle, GFP_KERNEL);
  1545. if (!kmem) {
  1546. netdev_err(dev,
  1547. "dma_alloc_coherent failure, length = %u\n",
  1548. (unsigned int)fw->size);
  1549. rc = -ENOMEM;
  1550. } else {
  1551. memcpy(kmem, fw->data, fw->size);
  1552. modify.host_src_addr = cpu_to_le64(dma_handle);
  1553. hwrm_err = hwrm_send_message(bp, &modify,
  1554. sizeof(modify),
  1555. FLASH_PACKAGE_TIMEOUT);
  1556. dma_free_coherent(&bp->pdev->dev, fw->size, kmem,
  1557. dma_handle);
  1558. }
  1559. }
  1560. release_firmware(fw);
  1561. if (rc || hwrm_err)
  1562. goto err_exit;
  1563. if ((install_type & 0xffff) == 0)
  1564. install_type >>= 16;
  1565. bnxt_hwrm_cmd_hdr_init(bp, &install, HWRM_NVM_INSTALL_UPDATE, -1, -1);
  1566. install.install_type = cpu_to_le32(install_type);
  1567. mutex_lock(&bp->hwrm_cmd_lock);
  1568. hwrm_err = _hwrm_send_message(bp, &install, sizeof(install),
  1569. INSTALL_PACKAGE_TIMEOUT);
  1570. if (hwrm_err) {
  1571. u8 error_code = ((struct hwrm_err_output *)resp)->cmd_err;
  1572. if (resp->error_code && error_code ==
  1573. NVM_INSTALL_UPDATE_CMD_ERR_CODE_FRAG_ERR) {
  1574. install.flags |= cpu_to_le16(
  1575. NVM_INSTALL_UPDATE_REQ_FLAGS_ALLOWED_TO_DEFRAG);
  1576. hwrm_err = _hwrm_send_message(bp, &install,
  1577. sizeof(install),
  1578. INSTALL_PACKAGE_TIMEOUT);
  1579. }
  1580. if (hwrm_err)
  1581. goto flash_pkg_exit;
  1582. }
  1583. if (resp->result) {
  1584. netdev_err(dev, "PKG install error = %d, problem_item = %d\n",
  1585. (s8)resp->result, (int)resp->problem_item);
  1586. rc = -ENOPKG;
  1587. }
  1588. flash_pkg_exit:
  1589. mutex_unlock(&bp->hwrm_cmd_lock);
  1590. err_exit:
  1591. if (hwrm_err == HWRM_ERR_CODE_RESOURCE_ACCESS_DENIED) {
  1592. netdev_info(dev,
  1593. "PF does not have admin privileges to flash the device\n");
  1594. rc = -EACCES;
  1595. } else if (hwrm_err) {
  1596. rc = -EOPNOTSUPP;
  1597. }
  1598. return rc;
  1599. }
  1600. static int bnxt_flash_device(struct net_device *dev,
  1601. struct ethtool_flash *flash)
  1602. {
  1603. if (!BNXT_PF((struct bnxt *)netdev_priv(dev))) {
  1604. netdev_err(dev, "flashdev not supported from a virtual function\n");
  1605. return -EINVAL;
  1606. }
  1607. if (flash->region == ETHTOOL_FLASH_ALL_REGIONS ||
  1608. flash->region > 0xffff)
  1609. return bnxt_flash_package_from_file(dev, flash->data,
  1610. flash->region);
  1611. return bnxt_flash_firmware_from_file(dev, flash->region, flash->data);
  1612. }
  1613. static int nvm_get_dir_info(struct net_device *dev, u32 *entries, u32 *length)
  1614. {
  1615. struct bnxt *bp = netdev_priv(dev);
  1616. int rc;
  1617. struct hwrm_nvm_get_dir_info_input req = {0};
  1618. struct hwrm_nvm_get_dir_info_output *output = bp->hwrm_cmd_resp_addr;
  1619. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_NVM_GET_DIR_INFO, -1, -1);
  1620. mutex_lock(&bp->hwrm_cmd_lock);
  1621. rc = _hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
  1622. if (!rc) {
  1623. *entries = le32_to_cpu(output->entries);
  1624. *length = le32_to_cpu(output->entry_length);
  1625. }
  1626. mutex_unlock(&bp->hwrm_cmd_lock);
  1627. return rc;
  1628. }
  1629. static int bnxt_get_eeprom_len(struct net_device *dev)
  1630. {
  1631. struct bnxt *bp = netdev_priv(dev);
  1632. if (BNXT_VF(bp))
  1633. return 0;
  1634. /* The -1 return value allows the entire 32-bit range of offsets to be
  1635. * passed via the ethtool command-line utility.
  1636. */
  1637. return -1;
  1638. }
  1639. static int bnxt_get_nvram_directory(struct net_device *dev, u32 len, u8 *data)
  1640. {
  1641. struct bnxt *bp = netdev_priv(dev);
  1642. int rc;
  1643. u32 dir_entries;
  1644. u32 entry_length;
  1645. u8 *buf;
  1646. size_t buflen;
  1647. dma_addr_t dma_handle;
  1648. struct hwrm_nvm_get_dir_entries_input req = {0};
  1649. rc = nvm_get_dir_info(dev, &dir_entries, &entry_length);
  1650. if (rc != 0)
  1651. return rc;
  1652. if (!dir_entries || !entry_length)
  1653. return -EIO;
  1654. /* Insert 2 bytes of directory info (count and size of entries) */
  1655. if (len < 2)
  1656. return -EINVAL;
  1657. *data++ = dir_entries;
  1658. *data++ = entry_length;
  1659. len -= 2;
  1660. memset(data, 0xff, len);
  1661. buflen = dir_entries * entry_length;
  1662. buf = dma_alloc_coherent(&bp->pdev->dev, buflen, &dma_handle,
  1663. GFP_KERNEL);
  1664. if (!buf) {
  1665. netdev_err(dev, "dma_alloc_coherent failure, length = %u\n",
  1666. (unsigned)buflen);
  1667. return -ENOMEM;
  1668. }
  1669. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_NVM_GET_DIR_ENTRIES, -1, -1);
  1670. req.host_dest_addr = cpu_to_le64(dma_handle);
  1671. rc = hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
  1672. if (rc == 0)
  1673. memcpy(data, buf, len > buflen ? buflen : len);
  1674. dma_free_coherent(&bp->pdev->dev, buflen, buf, dma_handle);
  1675. return rc;
  1676. }
  1677. static int bnxt_get_nvram_item(struct net_device *dev, u32 index, u32 offset,
  1678. u32 length, u8 *data)
  1679. {
  1680. struct bnxt *bp = netdev_priv(dev);
  1681. int rc;
  1682. u8 *buf;
  1683. dma_addr_t dma_handle;
  1684. struct hwrm_nvm_read_input req = {0};
  1685. if (!length)
  1686. return -EINVAL;
  1687. buf = dma_alloc_coherent(&bp->pdev->dev, length, &dma_handle,
  1688. GFP_KERNEL);
  1689. if (!buf) {
  1690. netdev_err(dev, "dma_alloc_coherent failure, length = %u\n",
  1691. (unsigned)length);
  1692. return -ENOMEM;
  1693. }
  1694. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_NVM_READ, -1, -1);
  1695. req.host_dest_addr = cpu_to_le64(dma_handle);
  1696. req.dir_idx = cpu_to_le16(index);
  1697. req.offset = cpu_to_le32(offset);
  1698. req.len = cpu_to_le32(length);
  1699. rc = hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
  1700. if (rc == 0)
  1701. memcpy(data, buf, length);
  1702. dma_free_coherent(&bp->pdev->dev, length, buf, dma_handle);
  1703. return rc;
  1704. }
  1705. static int bnxt_find_nvram_item(struct net_device *dev, u16 type, u16 ordinal,
  1706. u16 ext, u16 *index, u32 *item_length,
  1707. u32 *data_length)
  1708. {
  1709. struct bnxt *bp = netdev_priv(dev);
  1710. int rc;
  1711. struct hwrm_nvm_find_dir_entry_input req = {0};
  1712. struct hwrm_nvm_find_dir_entry_output *output = bp->hwrm_cmd_resp_addr;
  1713. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_NVM_FIND_DIR_ENTRY, -1, -1);
  1714. req.enables = 0;
  1715. req.dir_idx = 0;
  1716. req.dir_type = cpu_to_le16(type);
  1717. req.dir_ordinal = cpu_to_le16(ordinal);
  1718. req.dir_ext = cpu_to_le16(ext);
  1719. req.opt_ordinal = NVM_FIND_DIR_ENTRY_REQ_OPT_ORDINAL_EQ;
  1720. mutex_lock(&bp->hwrm_cmd_lock);
  1721. rc = _hwrm_send_message_silent(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
  1722. if (rc == 0) {
  1723. if (index)
  1724. *index = le16_to_cpu(output->dir_idx);
  1725. if (item_length)
  1726. *item_length = le32_to_cpu(output->dir_item_length);
  1727. if (data_length)
  1728. *data_length = le32_to_cpu(output->dir_data_length);
  1729. }
  1730. mutex_unlock(&bp->hwrm_cmd_lock);
  1731. return rc;
  1732. }
  1733. static char *bnxt_parse_pkglog(int desired_field, u8 *data, size_t datalen)
  1734. {
  1735. char *retval = NULL;
  1736. char *p;
  1737. char *value;
  1738. int field = 0;
  1739. if (datalen < 1)
  1740. return NULL;
  1741. /* null-terminate the log data (removing last '\n'): */
  1742. data[datalen - 1] = 0;
  1743. for (p = data; *p != 0; p++) {
  1744. field = 0;
  1745. retval = NULL;
  1746. while (*p != 0 && *p != '\n') {
  1747. value = p;
  1748. while (*p != 0 && *p != '\t' && *p != '\n')
  1749. p++;
  1750. if (field == desired_field)
  1751. retval = value;
  1752. if (*p != '\t')
  1753. break;
  1754. *p = 0;
  1755. field++;
  1756. p++;
  1757. }
  1758. if (*p == 0)
  1759. break;
  1760. *p = 0;
  1761. }
  1762. return retval;
  1763. }
  1764. static void bnxt_get_pkgver(struct net_device *dev)
  1765. {
  1766. struct bnxt *bp = netdev_priv(dev);
  1767. u16 index = 0;
  1768. char *pkgver;
  1769. u32 pkglen;
  1770. u8 *pkgbuf;
  1771. int len;
  1772. if (bnxt_find_nvram_item(dev, BNX_DIR_TYPE_PKG_LOG,
  1773. BNX_DIR_ORDINAL_FIRST, BNX_DIR_EXT_NONE,
  1774. &index, NULL, &pkglen) != 0)
  1775. return;
  1776. pkgbuf = kzalloc(pkglen, GFP_KERNEL);
  1777. if (!pkgbuf) {
  1778. dev_err(&bp->pdev->dev, "Unable to allocate memory for pkg version, length = %u\n",
  1779. pkglen);
  1780. return;
  1781. }
  1782. if (bnxt_get_nvram_item(dev, index, 0, pkglen, pkgbuf))
  1783. goto err;
  1784. pkgver = bnxt_parse_pkglog(BNX_PKG_LOG_FIELD_IDX_PKG_VERSION, pkgbuf,
  1785. pkglen);
  1786. if (pkgver && *pkgver != 0 && isdigit(*pkgver)) {
  1787. len = strlen(bp->fw_ver_str);
  1788. snprintf(bp->fw_ver_str + len, FW_VER_STR_LEN - len - 1,
  1789. "/pkg %s", pkgver);
  1790. }
  1791. err:
  1792. kfree(pkgbuf);
  1793. }
  1794. static int bnxt_get_eeprom(struct net_device *dev,
  1795. struct ethtool_eeprom *eeprom,
  1796. u8 *data)
  1797. {
  1798. u32 index;
  1799. u32 offset;
  1800. if (eeprom->offset == 0) /* special offset value to get directory */
  1801. return bnxt_get_nvram_directory(dev, eeprom->len, data);
  1802. index = eeprom->offset >> 24;
  1803. offset = eeprom->offset & 0xffffff;
  1804. if (index == 0) {
  1805. netdev_err(dev, "unsupported index value: %d\n", index);
  1806. return -EINVAL;
  1807. }
  1808. return bnxt_get_nvram_item(dev, index - 1, offset, eeprom->len, data);
  1809. }
  1810. static int bnxt_erase_nvram_directory(struct net_device *dev, u8 index)
  1811. {
  1812. struct bnxt *bp = netdev_priv(dev);
  1813. struct hwrm_nvm_erase_dir_entry_input req = {0};
  1814. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_NVM_ERASE_DIR_ENTRY, -1, -1);
  1815. req.dir_idx = cpu_to_le16(index);
  1816. return hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
  1817. }
  1818. static int bnxt_set_eeprom(struct net_device *dev,
  1819. struct ethtool_eeprom *eeprom,
  1820. u8 *data)
  1821. {
  1822. struct bnxt *bp = netdev_priv(dev);
  1823. u8 index, dir_op;
  1824. u16 type, ext, ordinal, attr;
  1825. if (!BNXT_PF(bp)) {
  1826. netdev_err(dev, "NVM write not supported from a virtual function\n");
  1827. return -EINVAL;
  1828. }
  1829. type = eeprom->magic >> 16;
  1830. if (type == 0xffff) { /* special value for directory operations */
  1831. index = eeprom->magic & 0xff;
  1832. dir_op = eeprom->magic >> 8;
  1833. if (index == 0)
  1834. return -EINVAL;
  1835. switch (dir_op) {
  1836. case 0x0e: /* erase */
  1837. if (eeprom->offset != ~eeprom->magic)
  1838. return -EINVAL;
  1839. return bnxt_erase_nvram_directory(dev, index - 1);
  1840. default:
  1841. return -EINVAL;
  1842. }
  1843. }
  1844. /* Create or re-write an NVM item: */
  1845. if (bnxt_dir_type_is_executable(type) == true)
  1846. return -EOPNOTSUPP;
  1847. ext = eeprom->magic & 0xffff;
  1848. ordinal = eeprom->offset >> 16;
  1849. attr = eeprom->offset & 0xffff;
  1850. return bnxt_flash_nvram(dev, type, ordinal, ext, attr, data,
  1851. eeprom->len);
  1852. }
  1853. static int bnxt_set_eee(struct net_device *dev, struct ethtool_eee *edata)
  1854. {
  1855. struct bnxt *bp = netdev_priv(dev);
  1856. struct ethtool_eee *eee = &bp->eee;
  1857. struct bnxt_link_info *link_info = &bp->link_info;
  1858. u32 advertising;
  1859. int rc = 0;
  1860. if (!BNXT_SINGLE_PF(bp))
  1861. return -EOPNOTSUPP;
  1862. if (!(bp->flags & BNXT_FLAG_EEE_CAP))
  1863. return -EOPNOTSUPP;
  1864. mutex_lock(&bp->link_lock);
  1865. advertising = _bnxt_fw_to_ethtool_adv_spds(link_info->advertising, 0);
  1866. if (!edata->eee_enabled)
  1867. goto eee_ok;
  1868. if (!(link_info->autoneg & BNXT_AUTONEG_SPEED)) {
  1869. netdev_warn(dev, "EEE requires autoneg\n");
  1870. rc = -EINVAL;
  1871. goto eee_exit;
  1872. }
  1873. if (edata->tx_lpi_enabled) {
  1874. if (bp->lpi_tmr_hi && (edata->tx_lpi_timer > bp->lpi_tmr_hi ||
  1875. edata->tx_lpi_timer < bp->lpi_tmr_lo)) {
  1876. netdev_warn(dev, "Valid LPI timer range is %d and %d microsecs\n",
  1877. bp->lpi_tmr_lo, bp->lpi_tmr_hi);
  1878. rc = -EINVAL;
  1879. goto eee_exit;
  1880. } else if (!bp->lpi_tmr_hi) {
  1881. edata->tx_lpi_timer = eee->tx_lpi_timer;
  1882. }
  1883. }
  1884. if (!edata->advertised) {
  1885. edata->advertised = advertising & eee->supported;
  1886. } else if (edata->advertised & ~advertising) {
  1887. netdev_warn(dev, "EEE advertised %x must be a subset of autoneg advertised speeds %x\n",
  1888. edata->advertised, advertising);
  1889. rc = -EINVAL;
  1890. goto eee_exit;
  1891. }
  1892. eee->advertised = edata->advertised;
  1893. eee->tx_lpi_enabled = edata->tx_lpi_enabled;
  1894. eee->tx_lpi_timer = edata->tx_lpi_timer;
  1895. eee_ok:
  1896. eee->eee_enabled = edata->eee_enabled;
  1897. if (netif_running(dev))
  1898. rc = bnxt_hwrm_set_link_setting(bp, false, true);
  1899. eee_exit:
  1900. mutex_unlock(&bp->link_lock);
  1901. return rc;
  1902. }
  1903. static int bnxt_get_eee(struct net_device *dev, struct ethtool_eee *edata)
  1904. {
  1905. struct bnxt *bp = netdev_priv(dev);
  1906. if (!(bp->flags & BNXT_FLAG_EEE_CAP))
  1907. return -EOPNOTSUPP;
  1908. *edata = bp->eee;
  1909. if (!bp->eee.eee_enabled) {
  1910. /* Preserve tx_lpi_timer so that the last value will be used
  1911. * by default when it is re-enabled.
  1912. */
  1913. edata->advertised = 0;
  1914. edata->tx_lpi_enabled = 0;
  1915. }
  1916. if (!bp->eee.eee_active)
  1917. edata->lp_advertised = 0;
  1918. return 0;
  1919. }
  1920. static int bnxt_read_sfp_module_eeprom_info(struct bnxt *bp, u16 i2c_addr,
  1921. u16 page_number, u16 start_addr,
  1922. u16 data_length, u8 *buf)
  1923. {
  1924. struct hwrm_port_phy_i2c_read_input req = {0};
  1925. struct hwrm_port_phy_i2c_read_output *output = bp->hwrm_cmd_resp_addr;
  1926. int rc, byte_offset = 0;
  1927. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_PORT_PHY_I2C_READ, -1, -1);
  1928. req.i2c_slave_addr = i2c_addr;
  1929. req.page_number = cpu_to_le16(page_number);
  1930. req.port_id = cpu_to_le16(bp->pf.port_id);
  1931. do {
  1932. u16 xfer_size;
  1933. xfer_size = min_t(u16, data_length, BNXT_MAX_PHY_I2C_RESP_SIZE);
  1934. data_length -= xfer_size;
  1935. req.page_offset = cpu_to_le16(start_addr + byte_offset);
  1936. req.data_length = xfer_size;
  1937. req.enables = cpu_to_le32(start_addr + byte_offset ?
  1938. PORT_PHY_I2C_READ_REQ_ENABLES_PAGE_OFFSET : 0);
  1939. mutex_lock(&bp->hwrm_cmd_lock);
  1940. rc = _hwrm_send_message(bp, &req, sizeof(req),
  1941. HWRM_CMD_TIMEOUT);
  1942. if (!rc)
  1943. memcpy(buf + byte_offset, output->data, xfer_size);
  1944. mutex_unlock(&bp->hwrm_cmd_lock);
  1945. byte_offset += xfer_size;
  1946. } while (!rc && data_length > 0);
  1947. return rc;
  1948. }
  1949. static int bnxt_get_module_info(struct net_device *dev,
  1950. struct ethtool_modinfo *modinfo)
  1951. {
  1952. u8 data[SFF_DIAG_SUPPORT_OFFSET + 1];
  1953. struct bnxt *bp = netdev_priv(dev);
  1954. int rc;
  1955. /* No point in going further if phy status indicates
  1956. * module is not inserted or if it is powered down or
  1957. * if it is of type 10GBase-T
  1958. */
  1959. if (bp->link_info.module_status >
  1960. PORT_PHY_QCFG_RESP_MODULE_STATUS_WARNINGMSG)
  1961. return -EOPNOTSUPP;
  1962. /* This feature is not supported in older firmware versions */
  1963. if (bp->hwrm_spec_code < 0x10202)
  1964. return -EOPNOTSUPP;
  1965. rc = bnxt_read_sfp_module_eeprom_info(bp, I2C_DEV_ADDR_A0, 0, 0,
  1966. SFF_DIAG_SUPPORT_OFFSET + 1,
  1967. data);
  1968. if (!rc) {
  1969. u8 module_id = data[0];
  1970. u8 diag_supported = data[SFF_DIAG_SUPPORT_OFFSET];
  1971. switch (module_id) {
  1972. case SFF_MODULE_ID_SFP:
  1973. modinfo->type = ETH_MODULE_SFF_8472;
  1974. modinfo->eeprom_len = ETH_MODULE_SFF_8472_LEN;
  1975. if (!diag_supported)
  1976. modinfo->eeprom_len = ETH_MODULE_SFF_8436_LEN;
  1977. break;
  1978. case SFF_MODULE_ID_QSFP:
  1979. case SFF_MODULE_ID_QSFP_PLUS:
  1980. modinfo->type = ETH_MODULE_SFF_8436;
  1981. modinfo->eeprom_len = ETH_MODULE_SFF_8436_LEN;
  1982. break;
  1983. case SFF_MODULE_ID_QSFP28:
  1984. modinfo->type = ETH_MODULE_SFF_8636;
  1985. modinfo->eeprom_len = ETH_MODULE_SFF_8636_LEN;
  1986. break;
  1987. default:
  1988. rc = -EOPNOTSUPP;
  1989. break;
  1990. }
  1991. }
  1992. return rc;
  1993. }
  1994. static int bnxt_get_module_eeprom(struct net_device *dev,
  1995. struct ethtool_eeprom *eeprom,
  1996. u8 *data)
  1997. {
  1998. struct bnxt *bp = netdev_priv(dev);
  1999. u16 start = eeprom->offset, length = eeprom->len;
  2000. int rc = 0;
  2001. memset(data, 0, eeprom->len);
  2002. /* Read A0 portion of the EEPROM */
  2003. if (start < ETH_MODULE_SFF_8436_LEN) {
  2004. if (start + eeprom->len > ETH_MODULE_SFF_8436_LEN)
  2005. length = ETH_MODULE_SFF_8436_LEN - start;
  2006. rc = bnxt_read_sfp_module_eeprom_info(bp, I2C_DEV_ADDR_A0, 0,
  2007. start, length, data);
  2008. if (rc)
  2009. return rc;
  2010. start += length;
  2011. data += length;
  2012. length = eeprom->len - length;
  2013. }
  2014. /* Read A2 portion of the EEPROM */
  2015. if (length) {
  2016. start -= ETH_MODULE_SFF_8436_LEN;
  2017. rc = bnxt_read_sfp_module_eeprom_info(bp, I2C_DEV_ADDR_A2, 0,
  2018. start, length, data);
  2019. }
  2020. return rc;
  2021. }
  2022. static int bnxt_nway_reset(struct net_device *dev)
  2023. {
  2024. int rc = 0;
  2025. struct bnxt *bp = netdev_priv(dev);
  2026. struct bnxt_link_info *link_info = &bp->link_info;
  2027. if (!BNXT_SINGLE_PF(bp))
  2028. return -EOPNOTSUPP;
  2029. if (!(link_info->autoneg & BNXT_AUTONEG_SPEED))
  2030. return -EINVAL;
  2031. if (netif_running(dev))
  2032. rc = bnxt_hwrm_set_link_setting(bp, true, false);
  2033. return rc;
  2034. }
  2035. static int bnxt_set_phys_id(struct net_device *dev,
  2036. enum ethtool_phys_id_state state)
  2037. {
  2038. struct hwrm_port_led_cfg_input req = {0};
  2039. struct bnxt *bp = netdev_priv(dev);
  2040. struct bnxt_pf_info *pf = &bp->pf;
  2041. struct bnxt_led_cfg *led_cfg;
  2042. u8 led_state;
  2043. __le16 duration;
  2044. int i, rc;
  2045. if (!bp->num_leds || BNXT_VF(bp))
  2046. return -EOPNOTSUPP;
  2047. if (state == ETHTOOL_ID_ACTIVE) {
  2048. led_state = PORT_LED_CFG_REQ_LED0_STATE_BLINKALT;
  2049. duration = cpu_to_le16(500);
  2050. } else if (state == ETHTOOL_ID_INACTIVE) {
  2051. led_state = PORT_LED_CFG_REQ_LED1_STATE_DEFAULT;
  2052. duration = cpu_to_le16(0);
  2053. } else {
  2054. return -EINVAL;
  2055. }
  2056. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_PORT_LED_CFG, -1, -1);
  2057. req.port_id = cpu_to_le16(pf->port_id);
  2058. req.num_leds = bp->num_leds;
  2059. led_cfg = (struct bnxt_led_cfg *)&req.led0_id;
  2060. for (i = 0; i < bp->num_leds; i++, led_cfg++) {
  2061. req.enables |= BNXT_LED_DFLT_ENABLES(i);
  2062. led_cfg->led_id = bp->leds[i].led_id;
  2063. led_cfg->led_state = led_state;
  2064. led_cfg->led_blink_on = duration;
  2065. led_cfg->led_blink_off = duration;
  2066. led_cfg->led_group_id = bp->leds[i].led_group_id;
  2067. }
  2068. rc = hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
  2069. if (rc)
  2070. rc = -EIO;
  2071. return rc;
  2072. }
  2073. static int bnxt_hwrm_selftest_irq(struct bnxt *bp, u16 cmpl_ring)
  2074. {
  2075. struct hwrm_selftest_irq_input req = {0};
  2076. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_SELFTEST_IRQ, cmpl_ring, -1);
  2077. return hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
  2078. }
  2079. static int bnxt_test_irq(struct bnxt *bp)
  2080. {
  2081. int i;
  2082. for (i = 0; i < bp->cp_nr_rings; i++) {
  2083. u16 cmpl_ring = bp->grp_info[i].cp_fw_ring_id;
  2084. int rc;
  2085. rc = bnxt_hwrm_selftest_irq(bp, cmpl_ring);
  2086. if (rc)
  2087. return rc;
  2088. }
  2089. return 0;
  2090. }
  2091. static int bnxt_hwrm_mac_loopback(struct bnxt *bp, bool enable)
  2092. {
  2093. struct hwrm_port_mac_cfg_input req = {0};
  2094. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_PORT_MAC_CFG, -1, -1);
  2095. req.enables = cpu_to_le32(PORT_MAC_CFG_REQ_ENABLES_LPBK);
  2096. if (enable)
  2097. req.lpbk = PORT_MAC_CFG_REQ_LPBK_LOCAL;
  2098. else
  2099. req.lpbk = PORT_MAC_CFG_REQ_LPBK_NONE;
  2100. return hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
  2101. }
  2102. static int bnxt_query_force_speeds(struct bnxt *bp, u16 *force_speeds)
  2103. {
  2104. struct hwrm_port_phy_qcaps_output *resp = bp->hwrm_cmd_resp_addr;
  2105. struct hwrm_port_phy_qcaps_input req = {0};
  2106. int rc;
  2107. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_PORT_PHY_QCAPS, -1, -1);
  2108. mutex_lock(&bp->hwrm_cmd_lock);
  2109. rc = _hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
  2110. if (!rc)
  2111. *force_speeds = le16_to_cpu(resp->supported_speeds_force_mode);
  2112. mutex_unlock(&bp->hwrm_cmd_lock);
  2113. return rc;
  2114. }
  2115. static int bnxt_disable_an_for_lpbk(struct bnxt *bp,
  2116. struct hwrm_port_phy_cfg_input *req)
  2117. {
  2118. struct bnxt_link_info *link_info = &bp->link_info;
  2119. u16 fw_advertising;
  2120. u16 fw_speed;
  2121. int rc;
  2122. if (!link_info->autoneg)
  2123. return 0;
  2124. rc = bnxt_query_force_speeds(bp, &fw_advertising);
  2125. if (rc)
  2126. return rc;
  2127. fw_speed = PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_1GB;
  2128. if (netif_carrier_ok(bp->dev))
  2129. fw_speed = bp->link_info.link_speed;
  2130. else if (fw_advertising & BNXT_LINK_SPEED_MSK_10GB)
  2131. fw_speed = PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_10GB;
  2132. else if (fw_advertising & BNXT_LINK_SPEED_MSK_25GB)
  2133. fw_speed = PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_25GB;
  2134. else if (fw_advertising & BNXT_LINK_SPEED_MSK_40GB)
  2135. fw_speed = PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_40GB;
  2136. else if (fw_advertising & BNXT_LINK_SPEED_MSK_50GB)
  2137. fw_speed = PORT_PHY_CFG_REQ_FORCE_LINK_SPEED_50GB;
  2138. req->force_link_speed = cpu_to_le16(fw_speed);
  2139. req->flags |= cpu_to_le32(PORT_PHY_CFG_REQ_FLAGS_FORCE |
  2140. PORT_PHY_CFG_REQ_FLAGS_RESET_PHY);
  2141. rc = hwrm_send_message(bp, req, sizeof(*req), HWRM_CMD_TIMEOUT);
  2142. req->flags = 0;
  2143. req->force_link_speed = cpu_to_le16(0);
  2144. return rc;
  2145. }
  2146. static int bnxt_hwrm_phy_loopback(struct bnxt *bp, bool enable, bool ext)
  2147. {
  2148. struct hwrm_port_phy_cfg_input req = {0};
  2149. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_PORT_PHY_CFG, -1, -1);
  2150. if (enable) {
  2151. bnxt_disable_an_for_lpbk(bp, &req);
  2152. if (ext)
  2153. req.lpbk = PORT_PHY_CFG_REQ_LPBK_EXTERNAL;
  2154. else
  2155. req.lpbk = PORT_PHY_CFG_REQ_LPBK_LOCAL;
  2156. } else {
  2157. req.lpbk = PORT_PHY_CFG_REQ_LPBK_NONE;
  2158. }
  2159. req.enables = cpu_to_le32(PORT_PHY_CFG_REQ_ENABLES_LPBK);
  2160. return hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
  2161. }
  2162. static int bnxt_rx_loopback(struct bnxt *bp, struct bnxt_napi *bnapi,
  2163. u32 raw_cons, int pkt_size)
  2164. {
  2165. struct bnxt_cp_ring_info *cpr = &bnapi->cp_ring;
  2166. struct bnxt_rx_ring_info *rxr = bnapi->rx_ring;
  2167. struct bnxt_sw_rx_bd *rx_buf;
  2168. struct rx_cmp *rxcmp;
  2169. u16 cp_cons, cons;
  2170. u8 *data;
  2171. u32 len;
  2172. int i;
  2173. cp_cons = RING_CMP(raw_cons);
  2174. rxcmp = (struct rx_cmp *)
  2175. &cpr->cp_desc_ring[CP_RING(cp_cons)][CP_IDX(cp_cons)];
  2176. cons = rxcmp->rx_cmp_opaque;
  2177. rx_buf = &rxr->rx_buf_ring[cons];
  2178. data = rx_buf->data_ptr;
  2179. len = le32_to_cpu(rxcmp->rx_cmp_len_flags_type) >> RX_CMP_LEN_SHIFT;
  2180. if (len != pkt_size)
  2181. return -EIO;
  2182. i = ETH_ALEN;
  2183. if (!ether_addr_equal(data + i, bnapi->bp->dev->dev_addr))
  2184. return -EIO;
  2185. i += ETH_ALEN;
  2186. for ( ; i < pkt_size; i++) {
  2187. if (data[i] != (u8)(i & 0xff))
  2188. return -EIO;
  2189. }
  2190. return 0;
  2191. }
  2192. static int bnxt_poll_loopback(struct bnxt *bp, int pkt_size)
  2193. {
  2194. struct bnxt_napi *bnapi = bp->bnapi[0];
  2195. struct bnxt_cp_ring_info *cpr;
  2196. struct tx_cmp *txcmp;
  2197. int rc = -EIO;
  2198. u32 raw_cons;
  2199. u32 cons;
  2200. int i;
  2201. cpr = &bnapi->cp_ring;
  2202. raw_cons = cpr->cp_raw_cons;
  2203. for (i = 0; i < 200; i++) {
  2204. cons = RING_CMP(raw_cons);
  2205. txcmp = &cpr->cp_desc_ring[CP_RING(cons)][CP_IDX(cons)];
  2206. if (!TX_CMP_VALID(txcmp, raw_cons)) {
  2207. udelay(5);
  2208. continue;
  2209. }
  2210. /* The valid test of the entry must be done first before
  2211. * reading any further.
  2212. */
  2213. dma_rmb();
  2214. if (TX_CMP_TYPE(txcmp) == CMP_TYPE_RX_L2_CMP) {
  2215. rc = bnxt_rx_loopback(bp, bnapi, raw_cons, pkt_size);
  2216. raw_cons = NEXT_RAW_CMP(raw_cons);
  2217. raw_cons = NEXT_RAW_CMP(raw_cons);
  2218. break;
  2219. }
  2220. raw_cons = NEXT_RAW_CMP(raw_cons);
  2221. }
  2222. cpr->cp_raw_cons = raw_cons;
  2223. return rc;
  2224. }
  2225. static int bnxt_run_loopback(struct bnxt *bp)
  2226. {
  2227. struct bnxt_tx_ring_info *txr = &bp->tx_ring[0];
  2228. int pkt_size, i = 0;
  2229. struct sk_buff *skb;
  2230. dma_addr_t map;
  2231. u8 *data;
  2232. int rc;
  2233. pkt_size = min(bp->dev->mtu + ETH_HLEN, bp->rx_copy_thresh);
  2234. skb = netdev_alloc_skb(bp->dev, pkt_size);
  2235. if (!skb)
  2236. return -ENOMEM;
  2237. data = skb_put(skb, pkt_size);
  2238. eth_broadcast_addr(data);
  2239. i += ETH_ALEN;
  2240. ether_addr_copy(&data[i], bp->dev->dev_addr);
  2241. i += ETH_ALEN;
  2242. for ( ; i < pkt_size; i++)
  2243. data[i] = (u8)(i & 0xff);
  2244. map = dma_map_single(&bp->pdev->dev, skb->data, pkt_size,
  2245. PCI_DMA_TODEVICE);
  2246. if (dma_mapping_error(&bp->pdev->dev, map)) {
  2247. dev_kfree_skb(skb);
  2248. return -EIO;
  2249. }
  2250. bnxt_xmit_xdp(bp, txr, map, pkt_size, 0);
  2251. /* Sync BD data before updating doorbell */
  2252. wmb();
  2253. bnxt_db_write(bp, txr->tx_doorbell, DB_KEY_TX | txr->tx_prod);
  2254. rc = bnxt_poll_loopback(bp, pkt_size);
  2255. dma_unmap_single(&bp->pdev->dev, map, pkt_size, PCI_DMA_TODEVICE);
  2256. dev_kfree_skb(skb);
  2257. return rc;
  2258. }
  2259. static int bnxt_run_fw_tests(struct bnxt *bp, u8 test_mask, u8 *test_results)
  2260. {
  2261. struct hwrm_selftest_exec_output *resp = bp->hwrm_cmd_resp_addr;
  2262. struct hwrm_selftest_exec_input req = {0};
  2263. int rc;
  2264. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_SELFTEST_EXEC, -1, -1);
  2265. mutex_lock(&bp->hwrm_cmd_lock);
  2266. resp->test_success = 0;
  2267. req.flags = test_mask;
  2268. rc = _hwrm_send_message(bp, &req, sizeof(req), bp->test_info->timeout);
  2269. *test_results = resp->test_success;
  2270. mutex_unlock(&bp->hwrm_cmd_lock);
  2271. return rc;
  2272. }
  2273. #define BNXT_DRV_TESTS 4
  2274. #define BNXT_MACLPBK_TEST_IDX (bp->num_tests - BNXT_DRV_TESTS)
  2275. #define BNXT_PHYLPBK_TEST_IDX (BNXT_MACLPBK_TEST_IDX + 1)
  2276. #define BNXT_EXTLPBK_TEST_IDX (BNXT_MACLPBK_TEST_IDX + 2)
  2277. #define BNXT_IRQ_TEST_IDX (BNXT_MACLPBK_TEST_IDX + 3)
  2278. static void bnxt_self_test(struct net_device *dev, struct ethtool_test *etest,
  2279. u64 *buf)
  2280. {
  2281. struct bnxt *bp = netdev_priv(dev);
  2282. bool do_ext_lpbk = false;
  2283. bool offline = false;
  2284. u8 test_results = 0;
  2285. u8 test_mask = 0;
  2286. int rc = 0, i;
  2287. if (!bp->num_tests || !BNXT_SINGLE_PF(bp))
  2288. return;
  2289. memset(buf, 0, sizeof(u64) * bp->num_tests);
  2290. if (!netif_running(dev)) {
  2291. etest->flags |= ETH_TEST_FL_FAILED;
  2292. return;
  2293. }
  2294. if ((etest->flags & ETH_TEST_FL_EXTERNAL_LB) &&
  2295. (bp->test_info->flags & BNXT_TEST_FL_EXT_LPBK))
  2296. do_ext_lpbk = true;
  2297. if (etest->flags & ETH_TEST_FL_OFFLINE) {
  2298. if (bp->pf.active_vfs) {
  2299. etest->flags |= ETH_TEST_FL_FAILED;
  2300. netdev_warn(dev, "Offline tests cannot be run with active VFs\n");
  2301. return;
  2302. }
  2303. offline = true;
  2304. }
  2305. for (i = 0; i < bp->num_tests - BNXT_DRV_TESTS; i++) {
  2306. u8 bit_val = 1 << i;
  2307. if (!(bp->test_info->offline_mask & bit_val))
  2308. test_mask |= bit_val;
  2309. else if (offline)
  2310. test_mask |= bit_val;
  2311. }
  2312. if (!offline) {
  2313. bnxt_run_fw_tests(bp, test_mask, &test_results);
  2314. } else {
  2315. rc = bnxt_close_nic(bp, false, false);
  2316. if (rc)
  2317. return;
  2318. bnxt_run_fw_tests(bp, test_mask, &test_results);
  2319. buf[BNXT_MACLPBK_TEST_IDX] = 1;
  2320. bnxt_hwrm_mac_loopback(bp, true);
  2321. msleep(250);
  2322. rc = bnxt_half_open_nic(bp);
  2323. if (rc) {
  2324. bnxt_hwrm_mac_loopback(bp, false);
  2325. etest->flags |= ETH_TEST_FL_FAILED;
  2326. return;
  2327. }
  2328. if (bnxt_run_loopback(bp))
  2329. etest->flags |= ETH_TEST_FL_FAILED;
  2330. else
  2331. buf[BNXT_MACLPBK_TEST_IDX] = 0;
  2332. bnxt_hwrm_mac_loopback(bp, false);
  2333. bnxt_hwrm_phy_loopback(bp, true, false);
  2334. msleep(1000);
  2335. if (bnxt_run_loopback(bp)) {
  2336. buf[BNXT_PHYLPBK_TEST_IDX] = 1;
  2337. etest->flags |= ETH_TEST_FL_FAILED;
  2338. }
  2339. if (do_ext_lpbk) {
  2340. etest->flags |= ETH_TEST_FL_EXTERNAL_LB_DONE;
  2341. bnxt_hwrm_phy_loopback(bp, true, true);
  2342. msleep(1000);
  2343. if (bnxt_run_loopback(bp)) {
  2344. buf[BNXT_EXTLPBK_TEST_IDX] = 1;
  2345. etest->flags |= ETH_TEST_FL_FAILED;
  2346. }
  2347. }
  2348. bnxt_hwrm_phy_loopback(bp, false, false);
  2349. bnxt_half_close_nic(bp);
  2350. rc = bnxt_open_nic(bp, false, true);
  2351. }
  2352. if (rc || bnxt_test_irq(bp)) {
  2353. buf[BNXT_IRQ_TEST_IDX] = 1;
  2354. etest->flags |= ETH_TEST_FL_FAILED;
  2355. }
  2356. for (i = 0; i < bp->num_tests - BNXT_DRV_TESTS; i++) {
  2357. u8 bit_val = 1 << i;
  2358. if ((test_mask & bit_val) && !(test_results & bit_val)) {
  2359. buf[i] = 1;
  2360. etest->flags |= ETH_TEST_FL_FAILED;
  2361. }
  2362. }
  2363. }
  2364. static int bnxt_reset(struct net_device *dev, u32 *flags)
  2365. {
  2366. struct bnxt *bp = netdev_priv(dev);
  2367. int rc = 0;
  2368. if (!BNXT_PF(bp)) {
  2369. netdev_err(dev, "Reset is not supported from a VF\n");
  2370. return -EOPNOTSUPP;
  2371. }
  2372. if (pci_vfs_assigned(bp->pdev)) {
  2373. netdev_err(dev,
  2374. "Reset not allowed when VFs are assigned to VMs\n");
  2375. return -EBUSY;
  2376. }
  2377. if (*flags == ETH_RESET_ALL) {
  2378. /* This feature is not supported in older firmware versions */
  2379. if (bp->hwrm_spec_code < 0x10803)
  2380. return -EOPNOTSUPP;
  2381. rc = bnxt_firmware_reset(dev, BNXT_FW_RESET_CHIP);
  2382. if (!rc) {
  2383. netdev_info(dev, "Reset request successful. Reload driver to complete reset\n");
  2384. *flags = 0;
  2385. }
  2386. } else if (*flags == ETH_RESET_AP) {
  2387. /* This feature is not supported in older firmware versions */
  2388. if (bp->hwrm_spec_code < 0x10803)
  2389. return -EOPNOTSUPP;
  2390. rc = bnxt_firmware_reset(dev, BNXT_FW_RESET_AP);
  2391. if (!rc) {
  2392. netdev_info(dev, "Reset Application Processor request successful.\n");
  2393. *flags = 0;
  2394. }
  2395. } else {
  2396. rc = -EINVAL;
  2397. }
  2398. return rc;
  2399. }
  2400. static int bnxt_hwrm_dbg_dma_data(struct bnxt *bp, void *msg, int msg_len,
  2401. struct bnxt_hwrm_dbg_dma_info *info)
  2402. {
  2403. struct hwrm_dbg_cmn_output *cmn_resp = bp->hwrm_cmd_resp_addr;
  2404. struct hwrm_dbg_cmn_input *cmn_req = msg;
  2405. __le16 *seq_ptr = msg + info->seq_off;
  2406. u16 seq = 0, len, segs_off;
  2407. void *resp = cmn_resp;
  2408. dma_addr_t dma_handle;
  2409. int rc, off = 0;
  2410. void *dma_buf;
  2411. dma_buf = dma_alloc_coherent(&bp->pdev->dev, info->dma_len, &dma_handle,
  2412. GFP_KERNEL);
  2413. if (!dma_buf)
  2414. return -ENOMEM;
  2415. segs_off = offsetof(struct hwrm_dbg_coredump_list_output,
  2416. total_segments);
  2417. cmn_req->host_dest_addr = cpu_to_le64(dma_handle);
  2418. cmn_req->host_buf_len = cpu_to_le32(info->dma_len);
  2419. mutex_lock(&bp->hwrm_cmd_lock);
  2420. while (1) {
  2421. *seq_ptr = cpu_to_le16(seq);
  2422. rc = _hwrm_send_message(bp, msg, msg_len, HWRM_CMD_TIMEOUT);
  2423. if (rc)
  2424. break;
  2425. len = le16_to_cpu(*((__le16 *)(resp + info->data_len_off)));
  2426. if (!seq &&
  2427. cmn_req->req_type == cpu_to_le16(HWRM_DBG_COREDUMP_LIST)) {
  2428. info->segs = le16_to_cpu(*((__le16 *)(resp +
  2429. segs_off)));
  2430. if (!info->segs) {
  2431. rc = -EIO;
  2432. break;
  2433. }
  2434. info->dest_buf_size = info->segs *
  2435. sizeof(struct coredump_segment_record);
  2436. info->dest_buf = kmalloc(info->dest_buf_size,
  2437. GFP_KERNEL);
  2438. if (!info->dest_buf) {
  2439. rc = -ENOMEM;
  2440. break;
  2441. }
  2442. }
  2443. if (info->dest_buf) {
  2444. if ((info->seg_start + off + len) <=
  2445. BNXT_COREDUMP_BUF_LEN(info->buf_len)) {
  2446. memcpy(info->dest_buf + off, dma_buf, len);
  2447. } else {
  2448. rc = -ENOBUFS;
  2449. break;
  2450. }
  2451. }
  2452. if (cmn_req->req_type ==
  2453. cpu_to_le16(HWRM_DBG_COREDUMP_RETRIEVE))
  2454. info->dest_buf_size += len;
  2455. if (!(cmn_resp->flags & HWRM_DBG_CMN_FLAGS_MORE))
  2456. break;
  2457. seq++;
  2458. off += len;
  2459. }
  2460. mutex_unlock(&bp->hwrm_cmd_lock);
  2461. dma_free_coherent(&bp->pdev->dev, info->dma_len, dma_buf, dma_handle);
  2462. return rc;
  2463. }
  2464. static int bnxt_hwrm_dbg_coredump_list(struct bnxt *bp,
  2465. struct bnxt_coredump *coredump)
  2466. {
  2467. struct hwrm_dbg_coredump_list_input req = {0};
  2468. struct bnxt_hwrm_dbg_dma_info info = {NULL};
  2469. int rc;
  2470. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_DBG_COREDUMP_LIST, -1, -1);
  2471. info.dma_len = COREDUMP_LIST_BUF_LEN;
  2472. info.seq_off = offsetof(struct hwrm_dbg_coredump_list_input, seq_no);
  2473. info.data_len_off = offsetof(struct hwrm_dbg_coredump_list_output,
  2474. data_len);
  2475. rc = bnxt_hwrm_dbg_dma_data(bp, &req, sizeof(req), &info);
  2476. if (!rc) {
  2477. coredump->data = info.dest_buf;
  2478. coredump->data_size = info.dest_buf_size;
  2479. coredump->total_segs = info.segs;
  2480. }
  2481. return rc;
  2482. }
  2483. static int bnxt_hwrm_dbg_coredump_initiate(struct bnxt *bp, u16 component_id,
  2484. u16 segment_id)
  2485. {
  2486. struct hwrm_dbg_coredump_initiate_input req = {0};
  2487. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_DBG_COREDUMP_INITIATE, -1, -1);
  2488. req.component_id = cpu_to_le16(component_id);
  2489. req.segment_id = cpu_to_le16(segment_id);
  2490. return hwrm_send_message(bp, &req, sizeof(req), HWRM_COREDUMP_TIMEOUT);
  2491. }
  2492. static int bnxt_hwrm_dbg_coredump_retrieve(struct bnxt *bp, u16 component_id,
  2493. u16 segment_id, u32 *seg_len,
  2494. void *buf, u32 buf_len, u32 offset)
  2495. {
  2496. struct hwrm_dbg_coredump_retrieve_input req = {0};
  2497. struct bnxt_hwrm_dbg_dma_info info = {NULL};
  2498. int rc;
  2499. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_DBG_COREDUMP_RETRIEVE, -1, -1);
  2500. req.component_id = cpu_to_le16(component_id);
  2501. req.segment_id = cpu_to_le16(segment_id);
  2502. info.dma_len = COREDUMP_RETRIEVE_BUF_LEN;
  2503. info.seq_off = offsetof(struct hwrm_dbg_coredump_retrieve_input,
  2504. seq_no);
  2505. info.data_len_off = offsetof(struct hwrm_dbg_coredump_retrieve_output,
  2506. data_len);
  2507. if (buf) {
  2508. info.dest_buf = buf + offset;
  2509. info.buf_len = buf_len;
  2510. info.seg_start = offset;
  2511. }
  2512. rc = bnxt_hwrm_dbg_dma_data(bp, &req, sizeof(req), &info);
  2513. if (!rc)
  2514. *seg_len = info.dest_buf_size;
  2515. return rc;
  2516. }
  2517. static void
  2518. bnxt_fill_coredump_seg_hdr(struct bnxt *bp,
  2519. struct bnxt_coredump_segment_hdr *seg_hdr,
  2520. struct coredump_segment_record *seg_rec, u32 seg_len,
  2521. int status, u32 duration, u32 instance)
  2522. {
  2523. memset(seg_hdr, 0, sizeof(*seg_hdr));
  2524. memcpy(seg_hdr->signature, "sEgM", 4);
  2525. if (seg_rec) {
  2526. seg_hdr->component_id = (__force __le32)seg_rec->component_id;
  2527. seg_hdr->segment_id = (__force __le32)seg_rec->segment_id;
  2528. seg_hdr->low_version = seg_rec->version_low;
  2529. seg_hdr->high_version = seg_rec->version_hi;
  2530. } else {
  2531. /* For hwrm_ver_get response Component id = 2
  2532. * and Segment id = 0
  2533. */
  2534. seg_hdr->component_id = cpu_to_le32(2);
  2535. seg_hdr->segment_id = 0;
  2536. }
  2537. seg_hdr->function_id = cpu_to_le16(bp->pdev->devfn);
  2538. seg_hdr->length = cpu_to_le32(seg_len);
  2539. seg_hdr->status = cpu_to_le32(status);
  2540. seg_hdr->duration = cpu_to_le32(duration);
  2541. seg_hdr->data_offset = cpu_to_le32(sizeof(*seg_hdr));
  2542. seg_hdr->instance = cpu_to_le32(instance);
  2543. }
  2544. static void
  2545. bnxt_fill_coredump_record(struct bnxt *bp, struct bnxt_coredump_record *record,
  2546. time64_t start, s16 start_utc, u16 total_segs,
  2547. int status)
  2548. {
  2549. time64_t end = ktime_get_real_seconds();
  2550. u32 os_ver_major = 0, os_ver_minor = 0;
  2551. struct tm tm;
  2552. time64_to_tm(start, 0, &tm);
  2553. memset(record, 0, sizeof(*record));
  2554. memcpy(record->signature, "cOrE", 4);
  2555. record->flags = 0;
  2556. record->low_version = 0;
  2557. record->high_version = 1;
  2558. record->asic_state = 0;
  2559. strlcpy(record->system_name, utsname()->nodename,
  2560. sizeof(record->system_name));
  2561. record->year = cpu_to_le16(tm.tm_year + 1900);
  2562. record->month = cpu_to_le16(tm.tm_mon + 1);
  2563. record->day = cpu_to_le16(tm.tm_mday);
  2564. record->hour = cpu_to_le16(tm.tm_hour);
  2565. record->minute = cpu_to_le16(tm.tm_min);
  2566. record->second = cpu_to_le16(tm.tm_sec);
  2567. record->utc_bias = cpu_to_le16(start_utc);
  2568. strcpy(record->commandline, "ethtool -w");
  2569. record->total_segments = cpu_to_le32(total_segs);
  2570. sscanf(utsname()->release, "%u.%u", &os_ver_major, &os_ver_minor);
  2571. record->os_ver_major = cpu_to_le32(os_ver_major);
  2572. record->os_ver_minor = cpu_to_le32(os_ver_minor);
  2573. strlcpy(record->os_name, utsname()->sysname, 32);
  2574. time64_to_tm(end, 0, &tm);
  2575. record->end_year = cpu_to_le16(tm.tm_year + 1900);
  2576. record->end_month = cpu_to_le16(tm.tm_mon + 1);
  2577. record->end_day = cpu_to_le16(tm.tm_mday);
  2578. record->end_hour = cpu_to_le16(tm.tm_hour);
  2579. record->end_minute = cpu_to_le16(tm.tm_min);
  2580. record->end_second = cpu_to_le16(tm.tm_sec);
  2581. record->end_utc_bias = cpu_to_le16(sys_tz.tz_minuteswest * 60);
  2582. record->asic_id1 = cpu_to_le32(bp->chip_num << 16 |
  2583. bp->ver_resp.chip_rev << 8 |
  2584. bp->ver_resp.chip_metal);
  2585. record->asic_id2 = 0;
  2586. record->coredump_status = cpu_to_le32(status);
  2587. record->ioctl_low_version = 0;
  2588. record->ioctl_high_version = 0;
  2589. }
  2590. static int bnxt_get_coredump(struct bnxt *bp, void *buf, u32 *dump_len)
  2591. {
  2592. u32 ver_get_resp_len = sizeof(struct hwrm_ver_get_output);
  2593. u32 offset = 0, seg_hdr_len, seg_record_len, buf_len = 0;
  2594. struct coredump_segment_record *seg_record = NULL;
  2595. struct bnxt_coredump_segment_hdr seg_hdr;
  2596. struct bnxt_coredump coredump = {NULL};
  2597. time64_t start_time;
  2598. u16 start_utc;
  2599. int rc = 0, i;
  2600. if (buf)
  2601. buf_len = *dump_len;
  2602. start_time = ktime_get_real_seconds();
  2603. start_utc = sys_tz.tz_minuteswest * 60;
  2604. seg_hdr_len = sizeof(seg_hdr);
  2605. /* First segment should be hwrm_ver_get response */
  2606. *dump_len = seg_hdr_len + ver_get_resp_len;
  2607. if (buf) {
  2608. bnxt_fill_coredump_seg_hdr(bp, &seg_hdr, NULL, ver_get_resp_len,
  2609. 0, 0, 0);
  2610. memcpy(buf + offset, &seg_hdr, seg_hdr_len);
  2611. offset += seg_hdr_len;
  2612. memcpy(buf + offset, &bp->ver_resp, ver_get_resp_len);
  2613. offset += ver_get_resp_len;
  2614. }
  2615. rc = bnxt_hwrm_dbg_coredump_list(bp, &coredump);
  2616. if (rc) {
  2617. netdev_err(bp->dev, "Failed to get coredump segment list\n");
  2618. goto err;
  2619. }
  2620. *dump_len += seg_hdr_len * coredump.total_segs;
  2621. seg_record = (struct coredump_segment_record *)coredump.data;
  2622. seg_record_len = sizeof(*seg_record);
  2623. for (i = 0; i < coredump.total_segs; i++) {
  2624. u16 comp_id = le16_to_cpu(seg_record->component_id);
  2625. u16 seg_id = le16_to_cpu(seg_record->segment_id);
  2626. u32 duration = 0, seg_len = 0;
  2627. unsigned long start, end;
  2628. if (buf && ((offset + seg_hdr_len) >
  2629. BNXT_COREDUMP_BUF_LEN(buf_len))) {
  2630. rc = -ENOBUFS;
  2631. goto err;
  2632. }
  2633. start = jiffies;
  2634. rc = bnxt_hwrm_dbg_coredump_initiate(bp, comp_id, seg_id);
  2635. if (rc) {
  2636. netdev_err(bp->dev,
  2637. "Failed to initiate coredump for seg = %d\n",
  2638. seg_record->segment_id);
  2639. goto next_seg;
  2640. }
  2641. /* Write segment data into the buffer */
  2642. rc = bnxt_hwrm_dbg_coredump_retrieve(bp, comp_id, seg_id,
  2643. &seg_len, buf, buf_len,
  2644. offset + seg_hdr_len);
  2645. if (rc && rc == -ENOBUFS)
  2646. goto err;
  2647. else if (rc)
  2648. netdev_err(bp->dev,
  2649. "Failed to retrieve coredump for seg = %d\n",
  2650. seg_record->segment_id);
  2651. next_seg:
  2652. end = jiffies;
  2653. duration = jiffies_to_msecs(end - start);
  2654. bnxt_fill_coredump_seg_hdr(bp, &seg_hdr, seg_record, seg_len,
  2655. rc, duration, 0);
  2656. if (buf) {
  2657. /* Write segment header into the buffer */
  2658. memcpy(buf + offset, &seg_hdr, seg_hdr_len);
  2659. offset += seg_hdr_len + seg_len;
  2660. }
  2661. *dump_len += seg_len;
  2662. seg_record =
  2663. (struct coredump_segment_record *)((u8 *)seg_record +
  2664. seg_record_len);
  2665. }
  2666. err:
  2667. if (buf)
  2668. bnxt_fill_coredump_record(bp, buf + offset, start_time,
  2669. start_utc, coredump.total_segs + 1,
  2670. rc);
  2671. kfree(coredump.data);
  2672. *dump_len += sizeof(struct bnxt_coredump_record);
  2673. if (rc == -ENOBUFS)
  2674. netdev_err(bp->dev, "Firmware returned large coredump buffer");
  2675. return rc;
  2676. }
  2677. static int bnxt_get_dump_flag(struct net_device *dev, struct ethtool_dump *dump)
  2678. {
  2679. struct bnxt *bp = netdev_priv(dev);
  2680. if (bp->hwrm_spec_code < 0x10801)
  2681. return -EOPNOTSUPP;
  2682. dump->version = bp->ver_resp.hwrm_fw_maj_8b << 24 |
  2683. bp->ver_resp.hwrm_fw_min_8b << 16 |
  2684. bp->ver_resp.hwrm_fw_bld_8b << 8 |
  2685. bp->ver_resp.hwrm_fw_rsvd_8b;
  2686. return bnxt_get_coredump(bp, NULL, &dump->len);
  2687. }
  2688. static int bnxt_get_dump_data(struct net_device *dev, struct ethtool_dump *dump,
  2689. void *buf)
  2690. {
  2691. struct bnxt *bp = netdev_priv(dev);
  2692. if (bp->hwrm_spec_code < 0x10801)
  2693. return -EOPNOTSUPP;
  2694. memset(buf, 0, dump->len);
  2695. return bnxt_get_coredump(bp, buf, &dump->len);
  2696. }
  2697. void bnxt_ethtool_init(struct bnxt *bp)
  2698. {
  2699. struct hwrm_selftest_qlist_output *resp = bp->hwrm_cmd_resp_addr;
  2700. struct hwrm_selftest_qlist_input req = {0};
  2701. struct bnxt_test_info *test_info;
  2702. struct net_device *dev = bp->dev;
  2703. int i, rc;
  2704. bnxt_get_pkgver(dev);
  2705. if (bp->hwrm_spec_code < 0x10704 || !BNXT_SINGLE_PF(bp))
  2706. return;
  2707. bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_SELFTEST_QLIST, -1, -1);
  2708. mutex_lock(&bp->hwrm_cmd_lock);
  2709. rc = _hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
  2710. if (rc)
  2711. goto ethtool_init_exit;
  2712. test_info = kzalloc(sizeof(*bp->test_info), GFP_KERNEL);
  2713. if (!test_info)
  2714. goto ethtool_init_exit;
  2715. bp->test_info = test_info;
  2716. bp->num_tests = resp->num_tests + BNXT_DRV_TESTS;
  2717. if (bp->num_tests > BNXT_MAX_TEST)
  2718. bp->num_tests = BNXT_MAX_TEST;
  2719. test_info->offline_mask = resp->offline_tests;
  2720. test_info->timeout = le16_to_cpu(resp->test_timeout);
  2721. if (!test_info->timeout)
  2722. test_info->timeout = HWRM_CMD_TIMEOUT;
  2723. for (i = 0; i < bp->num_tests; i++) {
  2724. char *str = test_info->string[i];
  2725. char *fw_str = resp->test0_name + i * 32;
  2726. if (i == BNXT_MACLPBK_TEST_IDX) {
  2727. strcpy(str, "Mac loopback test (offline)");
  2728. } else if (i == BNXT_PHYLPBK_TEST_IDX) {
  2729. strcpy(str, "Phy loopback test (offline)");
  2730. } else if (i == BNXT_EXTLPBK_TEST_IDX) {
  2731. strcpy(str, "Ext loopback test (offline)");
  2732. } else if (i == BNXT_IRQ_TEST_IDX) {
  2733. strcpy(str, "Interrupt_test (offline)");
  2734. } else {
  2735. strlcpy(str, fw_str, ETH_GSTRING_LEN);
  2736. strncat(str, " test", ETH_GSTRING_LEN - strlen(str));
  2737. if (test_info->offline_mask & (1 << i))
  2738. strncat(str, " (offline)",
  2739. ETH_GSTRING_LEN - strlen(str));
  2740. else
  2741. strncat(str, " (online)",
  2742. ETH_GSTRING_LEN - strlen(str));
  2743. }
  2744. }
  2745. ethtool_init_exit:
  2746. mutex_unlock(&bp->hwrm_cmd_lock);
  2747. }
  2748. void bnxt_ethtool_free(struct bnxt *bp)
  2749. {
  2750. kfree(bp->test_info);
  2751. bp->test_info = NULL;
  2752. }
  2753. const struct ethtool_ops bnxt_ethtool_ops = {
  2754. .get_link_ksettings = bnxt_get_link_ksettings,
  2755. .set_link_ksettings = bnxt_set_link_ksettings,
  2756. .get_pauseparam = bnxt_get_pauseparam,
  2757. .set_pauseparam = bnxt_set_pauseparam,
  2758. .get_drvinfo = bnxt_get_drvinfo,
  2759. .get_wol = bnxt_get_wol,
  2760. .set_wol = bnxt_set_wol,
  2761. .get_coalesce = bnxt_get_coalesce,
  2762. .set_coalesce = bnxt_set_coalesce,
  2763. .get_msglevel = bnxt_get_msglevel,
  2764. .set_msglevel = bnxt_set_msglevel,
  2765. .get_sset_count = bnxt_get_sset_count,
  2766. .get_strings = bnxt_get_strings,
  2767. .get_ethtool_stats = bnxt_get_ethtool_stats,
  2768. .set_ringparam = bnxt_set_ringparam,
  2769. .get_ringparam = bnxt_get_ringparam,
  2770. .get_channels = bnxt_get_channels,
  2771. .set_channels = bnxt_set_channels,
  2772. .get_rxnfc = bnxt_get_rxnfc,
  2773. .set_rxnfc = bnxt_set_rxnfc,
  2774. .get_rxfh_indir_size = bnxt_get_rxfh_indir_size,
  2775. .get_rxfh_key_size = bnxt_get_rxfh_key_size,
  2776. .get_rxfh = bnxt_get_rxfh,
  2777. .flash_device = bnxt_flash_device,
  2778. .get_eeprom_len = bnxt_get_eeprom_len,
  2779. .get_eeprom = bnxt_get_eeprom,
  2780. .set_eeprom = bnxt_set_eeprom,
  2781. .get_link = bnxt_get_link,
  2782. .get_eee = bnxt_get_eee,
  2783. .set_eee = bnxt_set_eee,
  2784. .get_module_info = bnxt_get_module_info,
  2785. .get_module_eeprom = bnxt_get_module_eeprom,
  2786. .nway_reset = bnxt_nway_reset,
  2787. .set_phys_id = bnxt_set_phys_id,
  2788. .self_test = bnxt_self_test,
  2789. .reset = bnxt_reset,
  2790. .get_dump_flag = bnxt_get_dump_flag,
  2791. .get_dump_data = bnxt_get_dump_data,
  2792. };