bus.c 24 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042
  1. // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
  2. // Copyright(c) 2015-17 Intel Corporation.
  3. #include <linux/acpi.h>
  4. #include <linux/mod_devicetable.h>
  5. #include <linux/pm_runtime.h>
  6. #include <linux/soundwire/sdw_registers.h>
  7. #include <linux/soundwire/sdw.h>
  8. #include "bus.h"
  9. /**
  10. * sdw_add_bus_master() - add a bus Master instance
  11. * @bus: bus instance
  12. *
  13. * Initializes the bus instance, read properties and create child
  14. * devices.
  15. */
  16. int sdw_add_bus_master(struct sdw_bus *bus)
  17. {
  18. struct sdw_master_prop *prop = NULL;
  19. int ret;
  20. if (!bus->dev) {
  21. pr_err("SoundWire bus has no device");
  22. return -ENODEV;
  23. }
  24. if (!bus->ops) {
  25. dev_err(bus->dev, "SoundWire Bus ops are not set");
  26. return -EINVAL;
  27. }
  28. mutex_init(&bus->msg_lock);
  29. mutex_init(&bus->bus_lock);
  30. INIT_LIST_HEAD(&bus->slaves);
  31. INIT_LIST_HEAD(&bus->m_rt_list);
  32. if (bus->ops->read_prop) {
  33. ret = bus->ops->read_prop(bus);
  34. if (ret < 0) {
  35. dev_err(bus->dev, "Bus read properties failed:%d", ret);
  36. return ret;
  37. }
  38. }
  39. /*
  40. * Device numbers in SoundWire are 0 thru 15. Enumeration device
  41. * number (0), Broadcast device number (15), Group numbers (12 and
  42. * 13) and Master device number (14) are not used for assignment so
  43. * mask these and other higher bits.
  44. */
  45. /* Set higher order bits */
  46. *bus->assigned = ~GENMASK(SDW_BROADCAST_DEV_NUM, SDW_ENUM_DEV_NUM);
  47. /* Set enumuration device number and broadcast device number */
  48. set_bit(SDW_ENUM_DEV_NUM, bus->assigned);
  49. set_bit(SDW_BROADCAST_DEV_NUM, bus->assigned);
  50. /* Set group device numbers and master device number */
  51. set_bit(SDW_GROUP12_DEV_NUM, bus->assigned);
  52. set_bit(SDW_GROUP13_DEV_NUM, bus->assigned);
  53. set_bit(SDW_MASTER_DEV_NUM, bus->assigned);
  54. /*
  55. * SDW is an enumerable bus, but devices can be powered off. So,
  56. * they won't be able to report as present.
  57. *
  58. * Create Slave devices based on Slaves described in
  59. * the respective firmware (ACPI/DT)
  60. */
  61. if (IS_ENABLED(CONFIG_ACPI) && ACPI_HANDLE(bus->dev))
  62. ret = sdw_acpi_find_slaves(bus);
  63. else
  64. ret = -ENOTSUPP; /* No ACPI/DT so error out */
  65. if (ret) {
  66. dev_err(bus->dev, "Finding slaves failed:%d\n", ret);
  67. return ret;
  68. }
  69. /*
  70. * Initialize clock values based on Master properties. The max
  71. * frequency is read from max_freq property. Current assumption
  72. * is that the bus will start at highest clock frequency when
  73. * powered on.
  74. *
  75. * Default active bank will be 0 as out of reset the Slaves have
  76. * to start with bank 0 (Table 40 of Spec)
  77. */
  78. prop = &bus->prop;
  79. bus->params.max_dr_freq = prop->max_freq * SDW_DOUBLE_RATE_FACTOR;
  80. bus->params.curr_dr_freq = bus->params.max_dr_freq;
  81. bus->params.curr_bank = SDW_BANK0;
  82. bus->params.next_bank = SDW_BANK1;
  83. return 0;
  84. }
  85. EXPORT_SYMBOL(sdw_add_bus_master);
  86. static int sdw_delete_slave(struct device *dev, void *data)
  87. {
  88. struct sdw_slave *slave = dev_to_sdw_dev(dev);
  89. struct sdw_bus *bus = slave->bus;
  90. mutex_lock(&bus->bus_lock);
  91. if (slave->dev_num) /* clear dev_num if assigned */
  92. clear_bit(slave->dev_num, bus->assigned);
  93. list_del_init(&slave->node);
  94. mutex_unlock(&bus->bus_lock);
  95. device_unregister(dev);
  96. return 0;
  97. }
  98. /**
  99. * sdw_delete_bus_master() - delete the bus master instance
  100. * @bus: bus to be deleted
  101. *
  102. * Remove the instance, delete the child devices.
  103. */
  104. void sdw_delete_bus_master(struct sdw_bus *bus)
  105. {
  106. device_for_each_child(bus->dev, NULL, sdw_delete_slave);
  107. }
  108. EXPORT_SYMBOL(sdw_delete_bus_master);
  109. /*
  110. * SDW IO Calls
  111. */
  112. static inline int find_response_code(enum sdw_command_response resp)
  113. {
  114. switch (resp) {
  115. case SDW_CMD_OK:
  116. return 0;
  117. case SDW_CMD_IGNORED:
  118. return -ENODATA;
  119. case SDW_CMD_TIMEOUT:
  120. return -ETIMEDOUT;
  121. default:
  122. return -EIO;
  123. }
  124. }
  125. static inline int do_transfer(struct sdw_bus *bus, struct sdw_msg *msg)
  126. {
  127. int retry = bus->prop.err_threshold;
  128. enum sdw_command_response resp;
  129. int ret = 0, i;
  130. for (i = 0; i <= retry; i++) {
  131. resp = bus->ops->xfer_msg(bus, msg);
  132. ret = find_response_code(resp);
  133. /* if cmd is ok or ignored return */
  134. if (ret == 0 || ret == -ENODATA)
  135. return ret;
  136. }
  137. return ret;
  138. }
  139. static inline int do_transfer_defer(struct sdw_bus *bus,
  140. struct sdw_msg *msg, struct sdw_defer *defer)
  141. {
  142. int retry = bus->prop.err_threshold;
  143. enum sdw_command_response resp;
  144. int ret = 0, i;
  145. defer->msg = msg;
  146. defer->length = msg->len;
  147. init_completion(&defer->complete);
  148. for (i = 0; i <= retry; i++) {
  149. resp = bus->ops->xfer_msg_defer(bus, msg, defer);
  150. ret = find_response_code(resp);
  151. /* if cmd is ok or ignored return */
  152. if (ret == 0 || ret == -ENODATA)
  153. return ret;
  154. }
  155. return ret;
  156. }
  157. static int sdw_reset_page(struct sdw_bus *bus, u16 dev_num)
  158. {
  159. int retry = bus->prop.err_threshold;
  160. enum sdw_command_response resp;
  161. int ret = 0, i;
  162. for (i = 0; i <= retry; i++) {
  163. resp = bus->ops->reset_page_addr(bus, dev_num);
  164. ret = find_response_code(resp);
  165. /* if cmd is ok or ignored return */
  166. if (ret == 0 || ret == -ENODATA)
  167. return ret;
  168. }
  169. return ret;
  170. }
  171. /**
  172. * sdw_transfer() - Synchronous transfer message to a SDW Slave device
  173. * @bus: SDW bus
  174. * @msg: SDW message to be xfered
  175. */
  176. int sdw_transfer(struct sdw_bus *bus, struct sdw_msg *msg)
  177. {
  178. int ret;
  179. mutex_lock(&bus->msg_lock);
  180. ret = do_transfer(bus, msg);
  181. if (ret != 0 && ret != -ENODATA)
  182. dev_err(bus->dev, "trf on Slave %d failed:%d\n",
  183. msg->dev_num, ret);
  184. if (msg->page)
  185. sdw_reset_page(bus, msg->dev_num);
  186. mutex_unlock(&bus->msg_lock);
  187. return ret;
  188. }
  189. /**
  190. * sdw_transfer_defer() - Asynchronously transfer message to a SDW Slave device
  191. * @bus: SDW bus
  192. * @msg: SDW message to be xfered
  193. * @defer: Defer block for signal completion
  194. *
  195. * Caller needs to hold the msg_lock lock while calling this
  196. */
  197. int sdw_transfer_defer(struct sdw_bus *bus, struct sdw_msg *msg,
  198. struct sdw_defer *defer)
  199. {
  200. int ret;
  201. if (!bus->ops->xfer_msg_defer)
  202. return -ENOTSUPP;
  203. ret = do_transfer_defer(bus, msg, defer);
  204. if (ret != 0 && ret != -ENODATA)
  205. dev_err(bus->dev, "Defer trf on Slave %d failed:%d\n",
  206. msg->dev_num, ret);
  207. if (msg->page)
  208. sdw_reset_page(bus, msg->dev_num);
  209. return ret;
  210. }
  211. int sdw_fill_msg(struct sdw_msg *msg, struct sdw_slave *slave,
  212. u32 addr, size_t count, u16 dev_num, u8 flags, u8 *buf)
  213. {
  214. memset(msg, 0, sizeof(*msg));
  215. msg->addr = addr; /* addr is 16 bit and truncated here */
  216. msg->len = count;
  217. msg->dev_num = dev_num;
  218. msg->flags = flags;
  219. msg->buf = buf;
  220. msg->ssp_sync = false;
  221. msg->page = false;
  222. if (addr < SDW_REG_NO_PAGE) { /* no paging area */
  223. return 0;
  224. } else if (addr >= SDW_REG_MAX) { /* illegal addr */
  225. pr_err("SDW: Invalid address %x passed\n", addr);
  226. return -EINVAL;
  227. }
  228. if (addr < SDW_REG_OPTIONAL_PAGE) { /* 32k but no page */
  229. if (slave && !slave->prop.paging_support)
  230. return 0;
  231. /* no need for else as that will fall thru to paging */
  232. }
  233. /* paging mandatory */
  234. if (dev_num == SDW_ENUM_DEV_NUM || dev_num == SDW_BROADCAST_DEV_NUM) {
  235. pr_err("SDW: Invalid device for paging :%d\n", dev_num);
  236. return -EINVAL;
  237. }
  238. if (!slave) {
  239. pr_err("SDW: No slave for paging addr\n");
  240. return -EINVAL;
  241. } else if (!slave->prop.paging_support) {
  242. dev_err(&slave->dev,
  243. "address %x needs paging but no support", addr);
  244. return -EINVAL;
  245. }
  246. msg->addr_page1 = (addr >> SDW_REG_SHIFT(SDW_SCP_ADDRPAGE1_MASK));
  247. msg->addr_page2 = (addr >> SDW_REG_SHIFT(SDW_SCP_ADDRPAGE2_MASK));
  248. msg->addr |= BIT(15);
  249. msg->page = true;
  250. return 0;
  251. }
  252. /**
  253. * sdw_nread() - Read "n" contiguous SDW Slave registers
  254. * @slave: SDW Slave
  255. * @addr: Register address
  256. * @count: length
  257. * @val: Buffer for values to be read
  258. */
  259. int sdw_nread(struct sdw_slave *slave, u32 addr, size_t count, u8 *val)
  260. {
  261. struct sdw_msg msg;
  262. int ret;
  263. ret = sdw_fill_msg(&msg, slave, addr, count,
  264. slave->dev_num, SDW_MSG_FLAG_READ, val);
  265. if (ret < 0)
  266. return ret;
  267. ret = pm_runtime_get_sync(slave->bus->dev);
  268. if (ret < 0)
  269. return ret;
  270. ret = sdw_transfer(slave->bus, &msg);
  271. pm_runtime_put(slave->bus->dev);
  272. return ret;
  273. }
  274. EXPORT_SYMBOL(sdw_nread);
  275. /**
  276. * sdw_nwrite() - Write "n" contiguous SDW Slave registers
  277. * @slave: SDW Slave
  278. * @addr: Register address
  279. * @count: length
  280. * @val: Buffer for values to be read
  281. */
  282. int sdw_nwrite(struct sdw_slave *slave, u32 addr, size_t count, u8 *val)
  283. {
  284. struct sdw_msg msg;
  285. int ret;
  286. ret = sdw_fill_msg(&msg, slave, addr, count,
  287. slave->dev_num, SDW_MSG_FLAG_WRITE, val);
  288. if (ret < 0)
  289. return ret;
  290. ret = pm_runtime_get_sync(slave->bus->dev);
  291. if (ret < 0)
  292. return ret;
  293. ret = sdw_transfer(slave->bus, &msg);
  294. pm_runtime_put(slave->bus->dev);
  295. return ret;
  296. }
  297. EXPORT_SYMBOL(sdw_nwrite);
  298. /**
  299. * sdw_read() - Read a SDW Slave register
  300. * @slave: SDW Slave
  301. * @addr: Register address
  302. */
  303. int sdw_read(struct sdw_slave *slave, u32 addr)
  304. {
  305. u8 buf;
  306. int ret;
  307. ret = sdw_nread(slave, addr, 1, &buf);
  308. if (ret < 0)
  309. return ret;
  310. else
  311. return buf;
  312. }
  313. EXPORT_SYMBOL(sdw_read);
  314. /**
  315. * sdw_write() - Write a SDW Slave register
  316. * @slave: SDW Slave
  317. * @addr: Register address
  318. * @value: Register value
  319. */
  320. int sdw_write(struct sdw_slave *slave, u32 addr, u8 value)
  321. {
  322. return sdw_nwrite(slave, addr, 1, &value);
  323. }
  324. EXPORT_SYMBOL(sdw_write);
  325. /*
  326. * SDW alert handling
  327. */
  328. /* called with bus_lock held */
  329. static struct sdw_slave *sdw_get_slave(struct sdw_bus *bus, int i)
  330. {
  331. struct sdw_slave *slave = NULL;
  332. list_for_each_entry(slave, &bus->slaves, node) {
  333. if (slave->dev_num == i)
  334. return slave;
  335. }
  336. return NULL;
  337. }
  338. static int sdw_compare_devid(struct sdw_slave *slave, struct sdw_slave_id id)
  339. {
  340. if ((slave->id.unique_id != id.unique_id) ||
  341. (slave->id.mfg_id != id.mfg_id) ||
  342. (slave->id.part_id != id.part_id) ||
  343. (slave->id.class_id != id.class_id))
  344. return -ENODEV;
  345. return 0;
  346. }
  347. /* called with bus_lock held */
  348. static int sdw_get_device_num(struct sdw_slave *slave)
  349. {
  350. int bit;
  351. bit = find_first_zero_bit(slave->bus->assigned, SDW_MAX_DEVICES);
  352. if (bit == SDW_MAX_DEVICES) {
  353. bit = -ENODEV;
  354. goto err;
  355. }
  356. /*
  357. * Do not update dev_num in Slave data structure here,
  358. * Update once program dev_num is successful
  359. */
  360. set_bit(bit, slave->bus->assigned);
  361. err:
  362. return bit;
  363. }
  364. static int sdw_assign_device_num(struct sdw_slave *slave)
  365. {
  366. int ret, dev_num;
  367. /* check first if device number is assigned, if so reuse that */
  368. if (!slave->dev_num) {
  369. mutex_lock(&slave->bus->bus_lock);
  370. dev_num = sdw_get_device_num(slave);
  371. mutex_unlock(&slave->bus->bus_lock);
  372. if (dev_num < 0) {
  373. dev_err(slave->bus->dev, "Get dev_num failed: %d",
  374. dev_num);
  375. return dev_num;
  376. }
  377. } else {
  378. dev_info(slave->bus->dev,
  379. "Slave already registered dev_num:%d",
  380. slave->dev_num);
  381. /* Clear the slave->dev_num to transfer message on device 0 */
  382. dev_num = slave->dev_num;
  383. slave->dev_num = 0;
  384. }
  385. ret = sdw_write(slave, SDW_SCP_DEVNUMBER, dev_num);
  386. if (ret < 0) {
  387. dev_err(&slave->dev, "Program device_num failed: %d", ret);
  388. return ret;
  389. }
  390. /* After xfer of msg, restore dev_num */
  391. slave->dev_num = dev_num;
  392. return 0;
  393. }
  394. void sdw_extract_slave_id(struct sdw_bus *bus,
  395. u64 addr, struct sdw_slave_id *id)
  396. {
  397. dev_dbg(bus->dev, "SDW Slave Addr: %llx", addr);
  398. /*
  399. * Spec definition
  400. * Register Bit Contents
  401. * DevId_0 [7:4] 47:44 sdw_version
  402. * DevId_0 [3:0] 43:40 unique_id
  403. * DevId_1 39:32 mfg_id [15:8]
  404. * DevId_2 31:24 mfg_id [7:0]
  405. * DevId_3 23:16 part_id [15:8]
  406. * DevId_4 15:08 part_id [7:0]
  407. * DevId_5 07:00 class_id
  408. */
  409. id->sdw_version = (addr >> 44) & GENMASK(3, 0);
  410. id->unique_id = (addr >> 40) & GENMASK(3, 0);
  411. id->mfg_id = (addr >> 24) & GENMASK(15, 0);
  412. id->part_id = (addr >> 8) & GENMASK(15, 0);
  413. id->class_id = addr & GENMASK(7, 0);
  414. dev_dbg(bus->dev,
  415. "SDW Slave class_id %x, part_id %x, mfg_id %x, unique_id %x, version %x",
  416. id->class_id, id->part_id, id->mfg_id,
  417. id->unique_id, id->sdw_version);
  418. }
  419. static int sdw_program_device_num(struct sdw_bus *bus)
  420. {
  421. u8 buf[SDW_NUM_DEV_ID_REGISTERS] = {0};
  422. struct sdw_slave *slave, *_s;
  423. struct sdw_slave_id id;
  424. struct sdw_msg msg;
  425. bool found;
  426. int count = 0, ret;
  427. u64 addr;
  428. /* No Slave, so use raw xfer api */
  429. ret = sdw_fill_msg(&msg, NULL, SDW_SCP_DEVID_0,
  430. SDW_NUM_DEV_ID_REGISTERS, 0, SDW_MSG_FLAG_READ, buf);
  431. if (ret < 0)
  432. return ret;
  433. do {
  434. ret = sdw_transfer(bus, &msg);
  435. if (ret == -ENODATA) { /* end of device id reads */
  436. ret = 0;
  437. break;
  438. }
  439. if (ret < 0) {
  440. dev_err(bus->dev, "DEVID read fail:%d\n", ret);
  441. break;
  442. }
  443. /*
  444. * Construct the addr and extract. Cast the higher shift
  445. * bits to avoid truncation due to size limit.
  446. */
  447. addr = buf[5] | (buf[4] << 8) | (buf[3] << 16) |
  448. ((u64)buf[2] << 24) | ((u64)buf[1] << 32) |
  449. ((u64)buf[0] << 40);
  450. sdw_extract_slave_id(bus, addr, &id);
  451. found = false;
  452. /* Now compare with entries */
  453. list_for_each_entry_safe(slave, _s, &bus->slaves, node) {
  454. if (sdw_compare_devid(slave, id) == 0) {
  455. found = true;
  456. /*
  457. * Assign a new dev_num to this Slave and
  458. * not mark it present. It will be marked
  459. * present after it reports ATTACHED on new
  460. * dev_num
  461. */
  462. ret = sdw_assign_device_num(slave);
  463. if (ret) {
  464. dev_err(slave->bus->dev,
  465. "Assign dev_num failed:%d",
  466. ret);
  467. return ret;
  468. }
  469. break;
  470. }
  471. }
  472. if (found == false) {
  473. /* TODO: Park this device in Group 13 */
  474. dev_err(bus->dev, "Slave Entry not found");
  475. }
  476. count++;
  477. /*
  478. * Check till error out or retry (count) exhausts.
  479. * Device can drop off and rejoin during enumeration
  480. * so count till twice the bound.
  481. */
  482. } while (ret == 0 && count < (SDW_MAX_DEVICES * 2));
  483. return ret;
  484. }
  485. static void sdw_modify_slave_status(struct sdw_slave *slave,
  486. enum sdw_slave_status status)
  487. {
  488. mutex_lock(&slave->bus->bus_lock);
  489. slave->status = status;
  490. mutex_unlock(&slave->bus->bus_lock);
  491. }
  492. int sdw_configure_dpn_intr(struct sdw_slave *slave,
  493. int port, bool enable, int mask)
  494. {
  495. u32 addr;
  496. int ret;
  497. u8 val = 0;
  498. addr = SDW_DPN_INTMASK(port);
  499. /* Set/Clear port ready interrupt mask */
  500. if (enable) {
  501. val |= mask;
  502. val |= SDW_DPN_INT_PORT_READY;
  503. } else {
  504. val &= ~(mask);
  505. val &= ~SDW_DPN_INT_PORT_READY;
  506. }
  507. ret = sdw_update(slave, addr, (mask | SDW_DPN_INT_PORT_READY), val);
  508. if (ret < 0)
  509. dev_err(slave->bus->dev,
  510. "SDW_DPN_INTMASK write failed:%d", val);
  511. return ret;
  512. }
  513. static int sdw_initialize_slave(struct sdw_slave *slave)
  514. {
  515. struct sdw_slave_prop *prop = &slave->prop;
  516. int ret;
  517. u8 val;
  518. /*
  519. * Set bus clash, parity and SCP implementation
  520. * defined interrupt mask
  521. * TODO: Read implementation defined interrupt mask
  522. * from Slave property
  523. */
  524. val = SDW_SCP_INT1_IMPL_DEF | SDW_SCP_INT1_BUS_CLASH |
  525. SDW_SCP_INT1_PARITY;
  526. /* Enable SCP interrupts */
  527. ret = sdw_update(slave, SDW_SCP_INTMASK1, val, val);
  528. if (ret < 0) {
  529. dev_err(slave->bus->dev,
  530. "SDW_SCP_INTMASK1 write failed:%d", ret);
  531. return ret;
  532. }
  533. /* No need to continue if DP0 is not present */
  534. if (!slave->prop.dp0_prop)
  535. return 0;
  536. /* Enable DP0 interrupts */
  537. val = prop->dp0_prop->device_interrupts;
  538. val |= SDW_DP0_INT_PORT_READY | SDW_DP0_INT_BRA_FAILURE;
  539. ret = sdw_update(slave, SDW_DP0_INTMASK, val, val);
  540. if (ret < 0) {
  541. dev_err(slave->bus->dev,
  542. "SDW_DP0_INTMASK read failed:%d", ret);
  543. return val;
  544. }
  545. return 0;
  546. }
  547. static int sdw_handle_dp0_interrupt(struct sdw_slave *slave, u8 *slave_status)
  548. {
  549. u8 clear = 0, impl_int_mask;
  550. int status, status2, ret, count = 0;
  551. status = sdw_read(slave, SDW_DP0_INT);
  552. if (status < 0) {
  553. dev_err(slave->bus->dev,
  554. "SDW_DP0_INT read failed:%d", status);
  555. return status;
  556. }
  557. do {
  558. if (status & SDW_DP0_INT_TEST_FAIL) {
  559. dev_err(&slave->dev, "Test fail for port 0");
  560. clear |= SDW_DP0_INT_TEST_FAIL;
  561. }
  562. /*
  563. * Assumption: PORT_READY interrupt will be received only for
  564. * ports implementing Channel Prepare state machine (CP_SM)
  565. */
  566. if (status & SDW_DP0_INT_PORT_READY) {
  567. complete(&slave->port_ready[0]);
  568. clear |= SDW_DP0_INT_PORT_READY;
  569. }
  570. if (status & SDW_DP0_INT_BRA_FAILURE) {
  571. dev_err(&slave->dev, "BRA failed");
  572. clear |= SDW_DP0_INT_BRA_FAILURE;
  573. }
  574. impl_int_mask = SDW_DP0_INT_IMPDEF1 |
  575. SDW_DP0_INT_IMPDEF2 | SDW_DP0_INT_IMPDEF3;
  576. if (status & impl_int_mask) {
  577. clear |= impl_int_mask;
  578. *slave_status = clear;
  579. }
  580. /* clear the interrupt */
  581. ret = sdw_write(slave, SDW_DP0_INT, clear);
  582. if (ret < 0) {
  583. dev_err(slave->bus->dev,
  584. "SDW_DP0_INT write failed:%d", ret);
  585. return ret;
  586. }
  587. /* Read DP0 interrupt again */
  588. status2 = sdw_read(slave, SDW_DP0_INT);
  589. if (status2 < 0) {
  590. dev_err(slave->bus->dev,
  591. "SDW_DP0_INT read failed:%d", status2);
  592. return status2;
  593. }
  594. status &= status2;
  595. count++;
  596. /* we can get alerts while processing so keep retrying */
  597. } while (status != 0 && count < SDW_READ_INTR_CLEAR_RETRY);
  598. if (count == SDW_READ_INTR_CLEAR_RETRY)
  599. dev_warn(slave->bus->dev, "Reached MAX_RETRY on DP0 read");
  600. return ret;
  601. }
  602. static int sdw_handle_port_interrupt(struct sdw_slave *slave,
  603. int port, u8 *slave_status)
  604. {
  605. u8 clear = 0, impl_int_mask;
  606. int status, status2, ret, count = 0;
  607. u32 addr;
  608. if (port == 0)
  609. return sdw_handle_dp0_interrupt(slave, slave_status);
  610. addr = SDW_DPN_INT(port);
  611. status = sdw_read(slave, addr);
  612. if (status < 0) {
  613. dev_err(slave->bus->dev,
  614. "SDW_DPN_INT read failed:%d", status);
  615. return status;
  616. }
  617. do {
  618. if (status & SDW_DPN_INT_TEST_FAIL) {
  619. dev_err(&slave->dev, "Test fail for port:%d", port);
  620. clear |= SDW_DPN_INT_TEST_FAIL;
  621. }
  622. /*
  623. * Assumption: PORT_READY interrupt will be received only
  624. * for ports implementing CP_SM.
  625. */
  626. if (status & SDW_DPN_INT_PORT_READY) {
  627. complete(&slave->port_ready[port]);
  628. clear |= SDW_DPN_INT_PORT_READY;
  629. }
  630. impl_int_mask = SDW_DPN_INT_IMPDEF1 |
  631. SDW_DPN_INT_IMPDEF2 | SDW_DPN_INT_IMPDEF3;
  632. if (status & impl_int_mask) {
  633. clear |= impl_int_mask;
  634. *slave_status = clear;
  635. }
  636. /* clear the interrupt */
  637. ret = sdw_write(slave, addr, clear);
  638. if (ret < 0) {
  639. dev_err(slave->bus->dev,
  640. "SDW_DPN_INT write failed:%d", ret);
  641. return ret;
  642. }
  643. /* Read DPN interrupt again */
  644. status2 = sdw_read(slave, addr);
  645. if (status2 < 0) {
  646. dev_err(slave->bus->dev,
  647. "SDW_DPN_INT read failed:%d", status2);
  648. return status2;
  649. }
  650. status &= status2;
  651. count++;
  652. /* we can get alerts while processing so keep retrying */
  653. } while (status != 0 && count < SDW_READ_INTR_CLEAR_RETRY);
  654. if (count == SDW_READ_INTR_CLEAR_RETRY)
  655. dev_warn(slave->bus->dev, "Reached MAX_RETRY on port read");
  656. return ret;
  657. }
  658. static int sdw_handle_slave_alerts(struct sdw_slave *slave)
  659. {
  660. struct sdw_slave_intr_status slave_intr;
  661. u8 clear = 0, bit, port_status[15] = {0};
  662. int port_num, stat, ret, count = 0;
  663. unsigned long port;
  664. bool slave_notify = false;
  665. u8 buf, buf2[2], _buf, _buf2[2];
  666. sdw_modify_slave_status(slave, SDW_SLAVE_ALERT);
  667. /* Read Instat 1, Instat 2 and Instat 3 registers */
  668. buf = ret = sdw_read(slave, SDW_SCP_INT1);
  669. if (ret < 0) {
  670. dev_err(slave->bus->dev,
  671. "SDW_SCP_INT1 read failed:%d", ret);
  672. return ret;
  673. }
  674. ret = sdw_nread(slave, SDW_SCP_INTSTAT2, 2, buf2);
  675. if (ret < 0) {
  676. dev_err(slave->bus->dev,
  677. "SDW_SCP_INT2/3 read failed:%d", ret);
  678. return ret;
  679. }
  680. do {
  681. /*
  682. * Check parity, bus clash and Slave (impl defined)
  683. * interrupt
  684. */
  685. if (buf & SDW_SCP_INT1_PARITY) {
  686. dev_err(&slave->dev, "Parity error detected");
  687. clear |= SDW_SCP_INT1_PARITY;
  688. }
  689. if (buf & SDW_SCP_INT1_BUS_CLASH) {
  690. dev_err(&slave->dev, "Bus clash error detected");
  691. clear |= SDW_SCP_INT1_BUS_CLASH;
  692. }
  693. /*
  694. * When bus clash or parity errors are detected, such errors
  695. * are unlikely to be recoverable errors.
  696. * TODO: In such scenario, reset bus. Make this configurable
  697. * via sysfs property with bus reset being the default.
  698. */
  699. if (buf & SDW_SCP_INT1_IMPL_DEF) {
  700. dev_dbg(&slave->dev, "Slave impl defined interrupt\n");
  701. clear |= SDW_SCP_INT1_IMPL_DEF;
  702. slave_notify = true;
  703. }
  704. /* Check port 0 - 3 interrupts */
  705. port = buf & SDW_SCP_INT1_PORT0_3;
  706. /* To get port number corresponding to bits, shift it */
  707. port = port >> SDW_REG_SHIFT(SDW_SCP_INT1_PORT0_3);
  708. for_each_set_bit(bit, &port, 8) {
  709. sdw_handle_port_interrupt(slave, bit,
  710. &port_status[bit]);
  711. }
  712. /* Check if cascade 2 interrupt is present */
  713. if (buf & SDW_SCP_INT1_SCP2_CASCADE) {
  714. port = buf2[0] & SDW_SCP_INTSTAT2_PORT4_10;
  715. for_each_set_bit(bit, &port, 8) {
  716. /* scp2 ports start from 4 */
  717. port_num = bit + 3;
  718. sdw_handle_port_interrupt(slave,
  719. port_num,
  720. &port_status[port_num]);
  721. }
  722. }
  723. /* now check last cascade */
  724. if (buf2[0] & SDW_SCP_INTSTAT2_SCP3_CASCADE) {
  725. port = buf2[1] & SDW_SCP_INTSTAT3_PORT11_14;
  726. for_each_set_bit(bit, &port, 8) {
  727. /* scp3 ports start from 11 */
  728. port_num = bit + 10;
  729. sdw_handle_port_interrupt(slave,
  730. port_num,
  731. &port_status[port_num]);
  732. }
  733. }
  734. /* Update the Slave driver */
  735. if (slave_notify && (slave->ops) &&
  736. (slave->ops->interrupt_callback)) {
  737. slave_intr.control_port = clear;
  738. memcpy(slave_intr.port, &port_status,
  739. sizeof(slave_intr.port));
  740. slave->ops->interrupt_callback(slave, &slave_intr);
  741. }
  742. /* Ack interrupt */
  743. ret = sdw_write(slave, SDW_SCP_INT1, clear);
  744. if (ret < 0) {
  745. dev_err(slave->bus->dev,
  746. "SDW_SCP_INT1 write failed:%d", ret);
  747. return ret;
  748. }
  749. /*
  750. * Read status again to ensure no new interrupts arrived
  751. * while servicing interrupts.
  752. */
  753. _buf = ret = sdw_read(slave, SDW_SCP_INT1);
  754. if (ret < 0) {
  755. dev_err(slave->bus->dev,
  756. "SDW_SCP_INT1 read failed:%d", ret);
  757. return ret;
  758. }
  759. ret = sdw_nread(slave, SDW_SCP_INTSTAT2, 2, _buf2);
  760. if (ret < 0) {
  761. dev_err(slave->bus->dev,
  762. "SDW_SCP_INT2/3 read failed:%d", ret);
  763. return ret;
  764. }
  765. /* Make sure no interrupts are pending */
  766. buf &= _buf;
  767. buf2[0] &= _buf2[0];
  768. buf2[1] &= _buf2[1];
  769. stat = buf || buf2[0] || buf2[1];
  770. /*
  771. * Exit loop if Slave is continuously in ALERT state even
  772. * after servicing the interrupt multiple times.
  773. */
  774. count++;
  775. /* we can get alerts while processing so keep retrying */
  776. } while (stat != 0 && count < SDW_READ_INTR_CLEAR_RETRY);
  777. if (count == SDW_READ_INTR_CLEAR_RETRY)
  778. dev_warn(slave->bus->dev, "Reached MAX_RETRY on alert read");
  779. return ret;
  780. }
  781. static int sdw_update_slave_status(struct sdw_slave *slave,
  782. enum sdw_slave_status status)
  783. {
  784. if ((slave->ops) && (slave->ops->update_status))
  785. return slave->ops->update_status(slave, status);
  786. return 0;
  787. }
  788. /**
  789. * sdw_handle_slave_status() - Handle Slave status
  790. * @bus: SDW bus instance
  791. * @status: Status for all Slave(s)
  792. */
  793. int sdw_handle_slave_status(struct sdw_bus *bus,
  794. enum sdw_slave_status status[])
  795. {
  796. enum sdw_slave_status prev_status;
  797. struct sdw_slave *slave;
  798. int i, ret = 0;
  799. if (status[0] == SDW_SLAVE_ATTACHED) {
  800. ret = sdw_program_device_num(bus);
  801. if (ret)
  802. dev_err(bus->dev, "Slave attach failed: %d", ret);
  803. }
  804. /* Continue to check other slave statuses */
  805. for (i = 1; i <= SDW_MAX_DEVICES; i++) {
  806. mutex_lock(&bus->bus_lock);
  807. if (test_bit(i, bus->assigned) == false) {
  808. mutex_unlock(&bus->bus_lock);
  809. continue;
  810. }
  811. mutex_unlock(&bus->bus_lock);
  812. slave = sdw_get_slave(bus, i);
  813. if (!slave)
  814. continue;
  815. switch (status[i]) {
  816. case SDW_SLAVE_UNATTACHED:
  817. if (slave->status == SDW_SLAVE_UNATTACHED)
  818. break;
  819. sdw_modify_slave_status(slave, SDW_SLAVE_UNATTACHED);
  820. break;
  821. case SDW_SLAVE_ALERT:
  822. ret = sdw_handle_slave_alerts(slave);
  823. if (ret)
  824. dev_err(bus->dev,
  825. "Slave %d alert handling failed: %d",
  826. i, ret);
  827. break;
  828. case SDW_SLAVE_ATTACHED:
  829. if (slave->status == SDW_SLAVE_ATTACHED)
  830. break;
  831. prev_status = slave->status;
  832. sdw_modify_slave_status(slave, SDW_SLAVE_ATTACHED);
  833. if (prev_status == SDW_SLAVE_ALERT)
  834. break;
  835. ret = sdw_initialize_slave(slave);
  836. if (ret)
  837. dev_err(bus->dev,
  838. "Slave %d initialization failed: %d",
  839. i, ret);
  840. break;
  841. default:
  842. dev_err(bus->dev, "Invalid slave %d status:%d",
  843. i, status[i]);
  844. break;
  845. }
  846. ret = sdw_update_slave_status(slave, status[i]);
  847. if (ret)
  848. dev_err(slave->bus->dev,
  849. "Update Slave status failed:%d", ret);
  850. }
  851. return ret;
  852. }
  853. EXPORT_SYMBOL(sdw_handle_slave_status);