u-boot-spl.lds 917 B

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2013 - 2014 Xilinx, Inc
  4. *
  5. * Michal Simek <michal.simek@xilinx.com>
  6. */
  7. #include <asm-offsets.h>
  8. OUTPUT_ARCH(microblaze)
  9. ENTRY(_start)
  10. SECTIONS
  11. {
  12. .text ALIGN(0x4):
  13. {
  14. __text_start = .;
  15. arch/microblaze/cpu/start.o (.text)
  16. *(.text)
  17. *(.text.*)
  18. __text_end = .;
  19. }
  20. .rodata ALIGN(0x4):
  21. {
  22. __rodata_start = .;
  23. *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*)))
  24. __rodata_end = .;
  25. }
  26. .data ALIGN(0x4):
  27. {
  28. __data_start = .;
  29. *(.data)
  30. *(.data.*)
  31. __data_end = .;
  32. }
  33. . = ALIGN(4);
  34. .u_boot_list : {
  35. KEEP(*(SORT(.u_boot_list*)));
  36. }
  37. __init_end = . ;
  38. .bss ALIGN(0x4):
  39. {
  40. __bss_start = .;
  41. *(.sbss)
  42. *(.scommon)
  43. *(.bss)
  44. *(.bss.*)
  45. *(COMMON)
  46. . = ALIGN(4);
  47. __bss_end = .;
  48. }
  49. __end = . ;
  50. }
  51. #if defined(CONFIG_SPL_MAX_FOOTPRINT)
  52. ASSERT(__end - _start < (CONFIG_SPL_MAX_FOOTPRINT), \
  53. "SPL image plus BSS too big");
  54. #endif