ap121.c 952 B

12345678910111213141516171819202122232425262728293031323334353637383940414243444546
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2015-2016 Wills Wang <wills.wang@live.com>
  4. */
  5. #include <common.h>
  6. #include <asm/io.h>
  7. #include <asm/addrspace.h>
  8. #include <asm/types.h>
  9. #include <mach/ar71xx_regs.h>
  10. #include <mach/ddr.h>
  11. #include <mach/ath79.h>
  12. #include <debug_uart.h>
  13. #ifdef CONFIG_DEBUG_UART_BOARD_INIT
  14. void board_debug_uart_init(void)
  15. {
  16. void __iomem *regs;
  17. u32 val;
  18. regs = map_physmem(AR71XX_GPIO_BASE, AR71XX_GPIO_SIZE,
  19. MAP_NOCACHE);
  20. /*
  21. * GPIO9 as input, GPIO10 as output
  22. */
  23. val = readl(regs + AR71XX_GPIO_REG_OE);
  24. val &= ~AR933X_GPIO(9);
  25. val |= AR933X_GPIO(10);
  26. writel(val, regs + AR71XX_GPIO_REG_OE);
  27. /*
  28. * Enable UART, GPIO9 as UART_SI, GPIO10 as UART_SO
  29. */
  30. val = readl(regs + AR71XX_GPIO_REG_FUNC);
  31. val |= AR933X_GPIO_FUNC_UART_EN | AR933X_GPIO_FUNC_RES_TRUE;
  32. writel(val, regs + AR71XX_GPIO_REG_FUNC);
  33. }
  34. #endif
  35. int board_early_init_f(void)
  36. {
  37. ddr_init();
  38. ath79_eth_reset();
  39. return 0;
  40. }